

Received September 26, 2016, accepted October 15, 2016, date of publication October 21, 2016, date of current version December 8, 2016.

Digital Object Identifier 10.1109/ACCESS.2016.2619181

# MLP Neural Network Based Gas Classification System on Zynq SoC

# XIAOJUN ZHAI<sup>1</sup>, AMINE AIT SI ALI<sup>2</sup>, (Student Member, IEEE), ABBES AMIRA<sup>2</sup>, (Senior Member, IEEE), AND FAYCAL BENSAALI<sup>2</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Electronics, Computing and Mathematics, University of Derby, DE22 1GB, U.K. <sup>2</sup>KINDI Center for Computing Research, Qatar University Po-Box 2713, Qatar

Corresponding author: X. Zhai (x.zhai@derby.ac.uk)

This paper was made possible by National Priorities Research Program (NPRP) grant No. 5 - 080 - 2 - 028 from the Qatar National Research Fund (a member of Qatar Foundation). The statements made herein are solely the responsibility of the authors.

**ABSTRACT** Systems based on wireless gas sensor networks offer a powerful tool to observe and analyze data in complex environments over long monitoring periods. Since the reliability of sensors is very important in those systems, gas classification is a critical process within the gas safety precautions. A gas classification system has to react fast in order to take essential actions in the case of fault detection. This paper proposes a low latency real-time gas classification service system, which uses a multi-layer perceptron (MLP) artificial neural network to detect and classify the gas sensor data. An accurate MLP is developed to work with the data set obtained from an array of tin oxide (SnO2) gas sensor, based on convex micro hotplates. The overall system acquires the gas sensor data through radio-frequency identification (RFID), and processes the sensor data with the proposed MLP classifier implemented on a system on chip (SoC) platform from Xilinx. Hardware implementation of the classifier is optimized to achieve very low latency for real-time application. The proposed architecture has been implemented on a ZYNQ SoC using fixed-point format and the achieved results have shown that an accuracy of 97.4% has been obtained.

**INDEX TERMS** Artificial neural network, gas identification, FPGA, system on chip (SoC), ZYNQ.

#### I. INTRODUCTION

The oil and gas industry is one of the most dominant industries for the application of Wireless Sensor Technology [1]. For gas application, Wireless Gas Sensor Networks (WGSN) systems are used to observe and analyse sensed gas data in complex environments over long periods. As the accuracy of data and reliability of sensors are very important in those systems, a gas classification system has to react fast in order to take essential actions in case of fault detection. In order to have a system that reacts fast to the changes each processing element within the system has to work in a low latency manner [2]. Generally classifiers within the gas sensor array system are the most computationally intensive processing components. Classifiers, such as neural networks, use the data set acquired from the gas sensor array system and process them to detect and classify gases and their properties within the gas chamber.

Feed-forward artificial neural networks (ANN) are commonly used as classifiers for pattern classification approaches [3], which also include multi-layer perceptron (MLP). In general, software implementation of the MLP neural networks are used during the algorithm development phase, where parallel and low latency approach is not needed. However in real-world applications high speed processing and low latencies are needed in order to execute the ANN within the real-time constraints.

The ubiquitous nature and miniaturization of sensor devices have revolutionized surveillance and monitoring systems. Now a single sensor node can be equipped with multiple sensors to collect data from different modularities. Since sensor nodes are becoming increasingly accurate they are employed to monitor subtle changes to the environment. In addition, machine learning techniques can be used to identify behavioural changes by analysing the data collected from sensor nodes, and generate an alarm signal that indicates abnormal behaviour.

In this paper, a low-latency, real-time gas classification system is proposed. The service system uses a MLP ANN to detect and classify the gas sensor data. An accurate MLP is developed to work with the data set obtained from an array of tin-oxide (SnO2) gas sensor [2], based on convex Micro hotplates (MHP). The proposed system acquires the gas sensor data through radio-frequency identification (RFID), and processes the sensor data with a novel low latency classifier

within a heterogeneous ZYNQ System-on-Chip (SoC) platform from Xilinx. ARM processor within the ZYNQ SoC acts as a host-processing platform that handles the data acquisition and transmission as well as the data distribution to and from the classifier. The interaction between the Processing System (PS) and the programmable logic (PL) is done with the use of the Direct Memory Access (DMA) accesses within the ZYNQ platform. The use of DMA engine provides the classifier the required bandwidth to be able to give the throughput required for the overall system. Finally hardware implementation of the MLP classifier is optimized to have very low latency and response time, in order to process the sensor data in real-time and to provide a sensible classifier output as fast as possible, which is a must in failure detection systems. In this paper an overview of the proposed system approach and an optimised hardware implementation of a feed-forward MLP neural network are detailed. The key features of the proposed work are optimizations to have a fixed-point parallel MLP system for the system level integration of the system. This paper aims to present a hardware implementation of a MLP classifier starting with some background work followed by the system description which includes neural network architectures and MLP classifier design. Then the details of FPGA implementation of an MLP algorithm are presented. Finally conclusions about the approached design and future work are included.

#### **II. RELATED WORK**

The gas classification problem has been widely addressed in the literature. A summary of various gas identification

TABLE 1. Software and hardware based gas identification systems.

systems is presented in Table 1, a comparison is made in terms of number of gas sensors used, target gases, preprocessing and classification algorithms as well as on the implementation platform. The pre-processing algorithms and classification algorithms used are the following: Euclidean normalization (EN), principal component analysis (PCA), linear discriminant analysis (LDA), neuroscale (NS), selforganized map (SOM), smoothed moving average (SMA), logarithmic spike timing encoding (LSTE), rank order (RO), k-nearest neighbors (KNNs), MLP, radial basis function (RBF), Gaussian mixture model (GMM), probabilistic principal component analysis (PPCA), image moment (IM), genetic algorithm (GA), ANN, generative topographic mapping (GTM), binary decision tree (DT) classifier and general linear model (GLM). The types of implementation platforms used are mainly personal computer (PC), field-programmable gate array (FPGA), application-specific integrated circuit (ASIC) and Zynq SoC.

In open literature many research papers have also been published about the use of FPGAs as the implementation platform for the MLP neural network for different applications. In [13], vitabile et al. implemented a MLP ANN that featured a virtual neuron based architecture with a target to have an optimized structure for high classification rate and minimum resource usage. The developed architecture was applied on high energy physics and road sign recognition algorithms. In [14], Yilmaz et al. implemented differential evaluation algorithm on an FPGA platform and cross compared with software simulations done in MATLAB. In [15], Alizadeh et al. implemented a ANN system that predicts

Papers	No. Sensors	Target gases	ses Pre-processing Classifi		Implementation	
[4]	8	CO, H <sub>2</sub> , CH <sub>4</sub> , CO-H <sub>2</sub> & CO- CH <sub>4</sub>	EN & PCA Committee machine: KNNs, MLP, RBF, GMM & PPCA		FPGA Celoxica RC203	
[5]	8	CO, H <sub>2</sub> , CH <sub>4</sub> , CO-H <sub>2</sub> & CO- CH <sub>4</sub>	EN	MLP	FPGA APS-X208	
[6]	16	CO, H <sub>2</sub> , CH <sub>4</sub> & C <sub>2</sub> H <sub>5</sub> OH	SOM	IM & LDA	РС	
[7]	8	O <sub>3</sub> , LPG/LNG, NO <sub>X</sub> , Alcohol, Smoke, VOC, CO& NH <sub>3</sub>	SMA , Normalization between 0 and 1 & PCA	GA & ANN	Laptop, Zigbee & phone	
[8]	8	CO, H <sub>2</sub> , CH <sub>4</sub> , CO-H <sub>2</sub> & CO- CH <sub>4</sub>	PCA vs LDA vs NS	Density models: KNNs, GMM & GTM Discriminant functions: RBF, MLP and GLM	РС	
[9, 10]	16	$CO, H_2 \& C_2H_6O$	LSTE	RO	ASIC	
[11]	16	CO, H <sub>2</sub> & C <sub>2</sub> H <sub>6</sub> O	With and without PCA	DT	FPGA (Xilinx Virtex II)+ ASIC	
[12]	7 & 16	CO, H <sub>2</sub> , C <sub>2</sub> H <sub>6</sub> O, CO <sub>2</sub> , NH <sub>3</sub> & C <sub>3</sub> H <sub>8</sub>	With and without PCA & DT LDA		PC & Zynq SoC	




FIGURE 1. Proposed system environment.

cetane number in diesel fuel from the chemical compositions of the fuel by using the data from chromatography (LC) and gas chromatography (GC). In [16], Shi et al. implemented a gas discrimination system with the use of different classifiers on an FPGA platform. MLP was one of the classification algorithm which was implemented with the use of the tinoxide gas sensors. In [17], Latino et al. implemented a memory based MLP architecture on an FPGA platform to work with a smart position sensor system.

In [18], Moradi et al. implemented an MLP for Farsi handwritten digit recognition algorithm on an FPGA platform for speeding up an offline classification. In [19], Blaiech et al. proposed an efficient implementation of MLP neural network. Proposed a methodology to increase the efficiency of the implementation in terms of area and time, via an automatic generation of the MLP encoding. In [20], Ferreira et al. proposed an MLP architecture suitable to reduce the size of large ANN structures. The design is compared with software implementations. In [21], Bahoura et al. proposed a pipelined implementation to reduce the critical path and to increase the frequency of the design for an non-linear approximation ANN.

#### **III. SYSTEM DESCRIPTION**

The proposed system environment and its main component are illustrated in Fig. 1. The proposed system consists of a series of gas sensor nodes, where each of this node is equipped with a gas sensor acquisition unit and a FPGA unit. The gas sensor acquisition unit is used to monitor the specific gas molecules, and the FPGA unit is used to analyse and classify the gas categories. The processed information will then be sent to the monitoring centre through the WGSN using a multichip based approach.

The block diagram of the proposed sensor node is shown in Fig. 2. The Overall system consists of a gas chamber where the gas sensor is present, data acquisition RFID transmitter and receivers, MLP classifier implemented on a ZYNQ platform, and a screen to show the system's output.

- Formaldehyde CH<sub>2</sub>O
- NitrogenDioxide NO<sub>2</sub>
- SulfurDioxide SO<sub>2</sub>




FIGURE 2. Proposed sensor node architecture.

The sensor data is read from the gas chamber using the data acquisition block and transmitted to the processing platform through RFID [22]. In this particular application the Processing System (PS) is used to handle communication and control of the RFID block as well as the MLP classifier working on the PL.

The final output of the overall system is the classified gas type from the trained neural network. The list of gases used during the data collection and training is:

- Benzene  $-C_6H_6$
- CarbonMonoxide CO
- Formaldehyde CH<sub>2</sub>O
- NitrogenDioxide NO<sub>2</sub>
- SulfurDioxide SO<sub>2</sub>

# A. NEURAL NETWORK ARCHITECTURE

In this section, the notation, the ANN architecture and training process are explained. Neural networks have been widely used in pattern classification, completion, approximation, prediction and optimizations.

The MLP is an ANN that consists of multiple layers of neurons in a feed-forward architecture. A multilayer perceptron consists of three or more layers where one input, one output and one or more hidden layers. MLP uses nonlinear activation function with the neurons and each layer is fully connected to the next layer. Several perceptrons are combined in order to create decision boundary with the use of non-linear/linear activation functions. Each perceptron provides a non-linear mapping to a new dimension. Given that MLP is a fully connected network each neuron in each layer is connection to the next layer with a certain weight function  $w_{ii}$ . MLP uses a supervised learning technique called back propagation. During the training phase of the neural network weight function are defined. The training method for the MLP is based on the minimisation of the chosen cost function which is initially developed by Werbos [23] and Parker [24].




FIGURE 3. The architecture of the two-layer feed-forward network.

Fig. 3 is an example of an MLP network, where a hidden layer consists of *S* neurons and each neuron has *R* weights, which can be presented in a  $S \times R$  matrix called Input Weight matrix **I** as shown in equation 1. The input vector **P** has *R* elements  $[p_1, p_2, ..., p_R]^T$ , which are multiplied by **I** and the resulting matrix is summed with a bias vector **b**<sub>1</sub> to form vector **n**<sub>1</sub> as shown in equation 2. The output of the hidden layer **a**<sub>1</sub> is the result of applying the transfer function on **n**<sub>1</sub> (see equation 3).

$$\mathbf{I} = \begin{bmatrix} w_{1,1} & w_{1,2} & \dots & w_{1,R} \\ w_{2,1} & w_{2,2} & \dots & w_{2,R} \end{bmatrix}$$
(1)

$$\begin{bmatrix} w_{S,1} & w_{S,2} & \dots & w_{S,R} \end{bmatrix}$$
  

$$\mathbf{n_1} = \mathbf{I} \cdot \mathbf{p} + \mathbf{b_1} \tag{2}$$

$$\mathbf{a_1} = f_1(\mathbf{n_1}) \tag{3}$$

The same operations applied in the hidden layer are used in the output layer, which consists of K neurons, where  $a_1$  is used as the input vector (see equations 4, 5 and 6).

$$\mathbf{L} = \begin{bmatrix} w_{1,1} & w_{1,2} & \dots & w_{1,S} \\ w_{2,1} & w_{2,2} & \dots & w_{2,S} \\ & \dots & & \\ w_{K-1} & w_{K-2} & \dots & w_{K-S} \end{bmatrix}$$
(4)

$$\mathbf{n}_2 = \mathbf{L} \cdot \mathbf{a}_1 + \mathbf{b}_2 \tag{5}$$

$$\mathbf{a}_2 = f_2(\mathbf{n}_2) \tag{6}$$

#### **B. MLP CLASSIFIER**

The MLP algorithm which is a feed-forward ANN is modelled with two hidden layers and trained using the provided database [25]. The proposed feed-forward artificial neural network has 12 input neurons, three hidden neurons and one output neuron, where the 12 input neurons are corresponding to the 12 features extracted from each gas sample in a database that contains 600 gas samples. The neural network is trained by Levenberg-Marquardt backpropagation algorithm [26]. Fig. 4 shows the training performance of the ANN. This particular training uses 70% of the data for training, 15% of the dataset for testing and the remaining 15% for the validation. In general the hardware implementation of ANN system can hit to the PL's routing capabilities quickly since it requires layer based connectivity. Thus operations and ANN structure are implemented in optimized way that utilizes PL's routing and in fixed-point to limit the internal numerical precision which becomes a trade-off between hardware resources, calculation time and approximation quality.




FIGURE 4. ANN training performance.

The choice of the number of hidden layers is based on the performance of the ANN over the testing of using different hidden layers. Given the desired output of the ANN system is an integer which indicates the classified gas type, ANN with higher number of hidden layers tends to have very good performance during the training however they have bad performance with the validation stage. The optimal point for the ANN is chose where validation stage has the lowest Mean Square Error (MSE) value.

#### **IV. HARDWARE IMPLEMENTATION**

The MLP ANN training phase was done in MATLAB simulation environment. Since the data set and the gas sensors are not changing dynamically. Training is proposed to be done by recorded data and according to the training results. The implementation of the trained weight data is done using signed fixed-point representation 24-bit total length with 20 fractional bits. The activation function which has been used within the MLP algorithm is implemented with the use of look-up tables (LUTs). Different variations have been performed to obtain the optimum implementation for this component, however in order to reduce the latency, the distributed memory is chosen. The proposed parallel design can be described as a parallel data-flow architecture, where every neuron in every layer has one processing element (PE). This approach allows the system to work in parallel and to produce a high throughput system as shown in Fig. 5.




FIGURE 5. FPGA implementation.

In Fig. 5, each PE consists of a RAM to store the weights of the neurons, where the input vector is firstly multiplied by the weights and accumulated to be fed into the activation function block. Fig. 6 shows the architecture of the PE.




FIGURE 6. Architecture of the processing element.

The pseudo code of an input layer can be written as presented in Code 1.

In the feedforward computation perspective, the multiaccumulation operations will occupy the most of the computation time. So we will focus on accelerating input and hidden

- 1. **Input**: *P*<sub>in</sub> is the input data array of sensor readings.
- 2. **Output**: *N*<sub>out</sub> is the output data array of the input layer.
- 3. **for** (row = 0; row < S; row++){
- 4. for (col = 0; col < R; col++){
- 5.  $N_{out}$ [row][col] += weights[row][col] ×  $P_{in}$ [col]; 6. }
- 7.  $N_{out}[row][col] = N_{out}[row][col] + b[row];$
- 8. }

layers. The objective of computation optimisation is to enable efficient loop unrolling or pipelining while fully utilisation of all computational resources provided by the FPGA on-chip hardware. The used optimisation pragmas are highlighted as follow:

#### A. LOOP UNROLLING

The loop unrolling strategy can be used to increase the utilisation of massive computation resources in FPGA devices. Depending on the way to unroll along different loop dimensions, the implementation variants will be generated. The complexity of the generated hardware will be affected by the data dependency of the unrolled execution instances as well as the affection from the unrolled hardware copies and the hardware operation frequency. An independent data sharing relation generates direct connections between buffers and computation elements. However, a dependent data sharing relation generates interconnects with complex hardware topology. Loop dimension *col* is selected to be unrolled to avoid complex connection topologies for all arrays.

#### **B. LOOP PIPELINING**

loop pipelining is another key optimisation techniques in high-level synthesis to improve the throughput of the system, where the execution of operations from different loop iterations are overlapped in an organised way. Similar to the loop unrolling techniques, the throughput achieved is limited by resource constraints and data dependency in the loop. Code structure after optimisation for loop unrolling and loop pipelining is shown in Code 2.

**Code 2:** Pseudo Code of an Input Layer (Optimized Structure)

- 9. Input: *P*<sub>in</sub> is the input data array of sensor readings.
- 10. **Output**: *N*<sub>out</sub> is the output data array of the input layer.
- 11. for (row = 0; row < S; row + +)
- 12. #pragma HLS pipeline
- 13. for (col = 0; col < R; col++){
- 14. **#pragma HLS UNROLL**
- 15.  $N_{out}[row][col] += weights[row][col] \times P_{in}[col];$
- 16. }
- 17.  $N_{out}[row][col] = N_{out}[row][col] + b[row];$
- 18. }

# **IEEE**Access




Figure 7. Sigmoid Function.

Within the MLP algorithm there are several activation functions, linear and non-linear, which can be chosen according to the application domains behaviour. In this implementation the activation function is used as sigmoid. For the actual hardware implementation the sigmoid function shown in Fig. 7, is chosen to be represented as signed fixed-point representation was limited in order to accomplish the hardware implementation with a feasible resource usage, where each value is implemented in 16-bit total length with 14 fractional bits.

The Tan-sigmoid function shown in equation 7 is implemented using its simplified version (i.e. equation 8). When x < -5 or x > +5, the values of tanh(x) is closed to -1 and +1 respectively. When  $-5 \le x \le +5$ , the values of tanh(x) have been pre-calculated for using samples of x in this range  $\{-5, -4.99, \ldots, 4.99, 5\}$  where a step size 0.01 is used.

$$\begin{aligned}
\tanh(x) &= \frac{e^{x} - e^{-x}}{e^{x} + e^{-x}} \tag{7} \\
\tanh(x) &= \begin{cases} -1 & (x < -5) \\ \frac{e^{x} - e^{-x}}{e^{x} + e^{-x}} & (-5 \le x \le +5, \ stepsize : 0.01) \\ +1 & (x > +5) \end{cases}
\end{aligned}$$

The results from equation 8 are pre-calculated and stored in a memory. Since the used step size is 0.01 for the range -5 to +5, there are 1001 results to be stored in the memory. In order to access the correct pre-calculated results from the memory, the following formula needs to be used to calculate the address:

$$address = (x+5) \times 100 \tag{9}$$

The entire ROM-based Tan-sigmoid block is shown in Fig. 8.  $a_1$  is a register used to store the current result from Tan-sigmoid block, which represents one element from the vector  $a_1$  in equation 3.

The hidden layer of the MLP is implemented using similar way of the input layer, which is responsible to gather classification output data from the MLP and send the response to the PS to be used by the user. An overview of the implementation




Figure 8. ROM-based Tan-sigmoid.




Figure 9. Implementation overview.

is shown in Fig. 9. The whole system fits in one Zynq SoC chip and uses a DDR3 DRAM and SD card for external storage. ARM Cortex-A9, a hard processor core is used to assist with MLP accelerator start-up, reading and storing data from/to SD card. AXI4lite bus is used for transmitting the weights, input/output data between PS/PL. The MLP accelerator works as an IP on the AXI4 bus, it receives configuration parameters from ARM Cortex-A9 through AXI4lite bus and sends the processed the data back. Interrupt mechanism is enabled between ARM processor and MLP accelerator to provide an accurate time measurement.

#### V. PERFORMANCE EVALUATION

Although the proposed FPGA implementation of MLP is mainly based on fixed-point arithmetic, the accuracy of the proposed implementation is not compromised, and it has the same results as the floating-point implementation in MATLAB. The major benefit of using fixed-point implementation is to reduce the hardware cost and optimize the system in terms of speed and latency. The accelerator design is implemented with Vivado HLS (v2016.1). This tool enables implementing the MLP accelerator using C/C++ language and C/RTL simulation as well as exporting the RTL as a Vivado's IP core. The C++ code of the MLP design is parallelized by adding HLS-defined pragma and the pre-synthesis parallel version is validated with the C/RTL co-simulation tool. The pre-synthesis resource report are used for design resource exploration and performance estimation. The RTL is exported as IP core to be synthesised and implemented in Vivado (v2016.1). The trained MLP neuron network is implemented

on the Zybo board which has a Xilinx Zynq-7000 XC7Z010T-1CLG400 all programmable SoC. The working frequency of PS and PL is 650 MHz and 100 MHz respectively. The software implementation runs on a dual-core Intel i7-5600U CPU at 2.6 GHz.

### A. EXPERIMENTAL RESULTS

In this subsection, the resource utilisation is firstly reported. Subsequently, the software implementation (on CPU) and the implementation of the proposed MLP accelerator on FPGA is compared. Finally, the comparison of the proposed implementation and existing FPGA approaches is provided.

The Vivado tool is used to complete the placement and routing of the proposed implementation. The resources utilisation of the proposed implementation is reported out, as shown in Table 2.

TABLE 2. FPGA resource utilisation.

Resource	DSP	BRAM	FF	LUT
Used	28	2	2863	4032
Available	80	60	35200	17600
Utilisation (%)	35	3.33	8.13	22.91

As it can be seen from Table 2, the proposed implementation has only consumed 29.98% slice of the available PL resources. The 35% DSP48E1 is used to implement multipliers within the input and hidden layers. Since all loops (Code 2) have been optimised either using parallel or pipeline structures, the usage of DSPs is dominant. In order to maximise the performance of the proposed implementation, the input weight array I and input vector array P shown in equation 2 have been repartitioned into  $S \times R$  and R smaller arrays respectively, where S and R is the number of hidden and input neurons respectively. The major benefit of doing this is to ensure all the data within the arrays can be fed into the parallelised multipliers, to be executed at the same time. The achieved synthesised architecture confirmed that the desired initiation interval for the pipeline pragma achieves one initiation, which has greatly reduced data dependencies of input arrays.

During the conversion process several criteria can be considered, such as MSE, size of neural network, memory requirements. The absolute error calculated by the difference between success rates in fixed-point coding and floatingpoint coding reflects the performance criterion of our MLP. During the fixed-point conversion process, we determined the integer and fractional part of the MLP after the arithmetic conversion, which took the floating point double precision and converted to 2's complement with 24 bit total length with 20 fractions. As a result of this, the performance of classifier with fixed-point implementation remained same as 96.8% correct classifications from the MATLAB implementation. The ARM processor runs at 650 MHz and the PL clocked at 100 MHz. The processing time of the proposed system is measured by counting the number of ARM processor's clock cycles spent for obtaining the classified results of one Gas signal from the MLP accelerator. Table 3 shows the comparison between the software and hardware implementations of the MLP accelerator in terms of the processing time. As it can be seen in Table 3, the average processing time using the hardware implementation has improved by a factor of 31 compared to the software implementation on a dual-core Intel i7-5600U CPU at 2.6 GHz.

#### TABLE 3. Processing time of the MLP accelerator.

	Hardware Implementation (us)	PC Software Implementation (us)	Factor
Processing time	0.5397	17	31

#### TABLE 4. Estimation of power consumption.

	Utilization Details	Power (W)	Utilization (%)
	Clock	0.009	1
	Signals	0.025	2
Dynamic	Logic	0.019	1
Power Consumption	DSP	0.028	2
	BRAM	0.004	<1
	PS7	1.556	93
Static Power Consumption	Device Static	0.135	8

TABLE 5. A comparison of ANN FPGA implementations.

	Platform	LUT	DSP48Es	ANN size	CPS	CPPSL
Proposed work	XC7Z010T	4032	28	12- 3-1	72.3M	10.3M
[27]	XC5VSX50T	8043	70	10- 3-1	536M	9.6M
[28]	Virtex-4 LX40	4346	8	748- 50- 34	1.2M	0.07M
[29]	Virtex- 4LX25	7748	27	N/A	N/A	N/A

The on-chip power consumption consists mainly of two parts, which are static and dynamic power consumption. The static power is consumed due to transistor leakage. The dynamic power is consumed by fluctuating power as the design runs, i.e. Zynq7 Processing System (PS7), clock, power, logic power, signal power, BRAMs power, etc., which are directly affected by the chip clock frequency and the usage of chip area. The details of estimated power consumption of the implementation are summarised in Table 4. The PS7 consumes much more power than the PL; this is due to the fact that the ARM dual core Cortex-A9 based processing system has much higher running frequency than the PL and it runs

Works	No. sensor arrays	Dimensionality reduction algorithms	Classification algorithms	Classification accuracy (%)	Execution time (ns)	Implementation platform	Hardware resources			
							BRAM	DSP48E	FF	LUT
	16	PCA	DT	91.7	795	Zynq SoC ZC702	0	20	2537	6191
[12]	10	LDA		95.0	746		0	5	958	1732
[12]	7	PCA		100	410		0	10	1533	3213
/	1	LDA		100	360		0	5	755	1629
[30]	16	PCA	KNN	96.7	3073		3	67	8259	12754
This work	12	-	MLP	97.4	540	Zynq SoC ZYBO	2	28	2863	4032

TABLE 6. A comparison of existing FPGA-based gas classification implementations.

drivers and control programmes. Compare to the PS7, the custom logic blocks consumes only a small portion of the total on-chip power consumption.

To measure the performance of MLP neural network across the wide range of platforms that they have been implemented on, one of the common criteria is: connections per second (CPS), where the connections stand for one term in the sum of

$$\sum_{j} W_{S,R} P_R \tag{10}$$

where  $w_{S,R}$  and  $p_R$  are the elements within Input Weight matrix I and input vector P respectively. Due to the parallel implementation of FPGA based neural networks, the CPS metric increases as long with the number of synaptic connections. While taking account the precision of the network, the connection primitives per second (CPPS) is calculated, which is equal to  $b_x \times b_w \times CPS$ , where  $b_x$  and  $b_w$  are the numbers of bit for the inputs and its weights. While taking account of usage of resources, we calculate the CPPS per LUT (CPPSL). Table 5 shows an implementation comparison between the proposed network and other implementations using these metrics.

The CPPSL metric is a means for normalising the throughput by dividing by the number of LUTs used in the implementation. The implementation of the proposed system maximises flexibility as well as the parallelism over hardware cost. The architecture of hardware and software co-design allows the weights of the ANN on the PL site to be easily updated based on the inputs from the PS site.

Table 6 contains a comparison of existing FPGA-based gas classification implementations. Unlike the other existing FPGA-based gas classifiers, the proposed work is implemented on a low-cost Zynq SoC and achieved a similar recognition rate and processing speed. Although, the work presented in [12] shows outstanding results in terms of classification rates and resources utilisations, however, it is worth noting that the proposed work uses a larger sensor array and it does not need any pre-calculation on the parameters from a PC to assist the calculation on FPGA, which means that the proposed is a complete implementation that can be used as a standalone platform to classify the gas in a low-cost and efficient way.

#### **VI. CONCLUSIONS**

In this paper, a parallel high speed MLP has been successfully implemented on the ZYNQ SoC, to work with a gas sensor array system. The MLP was trained using a dataset that has been recorded with a gas chamber. In the implementation of the trained back-propagation MLP algorithm, 50% of the 196 inputs are used as training set for training phase and 25% of inputs as test and 25% for the validation.

The proposed system has been implemented on the Xilinx Zynq-7000 XC7Z010T-1CLG400 from Xilinx. The Vivado 2016.1 has been used to implement and synthesise the implementation. Compared to the other implementations in the open literature, the proposed approach uses two hidden layers with 12 input neurons, 3 hidden neurons and 1 output neuron. In this work optimizing methodology for the implementation of an MLP neural network for gas applications has been performed which allowed us to reduce the requirement of the word-length also the complexity of the ANN system, number of hidden layers. This methodology has helped to optimize the response of the MLP.

In terms of future work, it is to develop an intelligent algorithm for sensor failure detection and self-recovery from the fault status. In addition to this, investigating data fusion techniques for data transmission optimisation over the WGSN would be other key research direction for this project.

#### ACKNOWLEDGMENT

The authors would like to thank Prof. Amine Bermak (Hamad bin Khalifa University, Qatar) for providing the data used in this paper.

#### REFERENCES

- A. Sajid, H. Abbas, and K. Saleem, "Cloud-assisted IoT-based SCADA systems security: A review of the state of the art and future challenges," *IEEE Access*, vol. 4, pp. 1375–1384, 2016.
- [2] M. A. Akbar et al., "A multi-sensing reconfigurable platform for gas applications," in Proc. 26th Int. Conf. Microelectron. (ICM), Dec. 2014, pp. 148–151.
- [3] A. K. Jain, R. P. W. Duin, and J. C. Mao, "Statistical pattern recognition: A review," *IEEE Trans. Pattern Anal. Mach. Intell.*, vol. 22, no. 1, pp. 4–37, Jan. 2000.

- [4] M. Shi, A. Bermak, S. Chandrasekaran, A. Amira, and S. Brahim-Belhouari, "A committee machine gas identification system based on dynamically reconfigurable FPGA," *IEEE Sensors J.*, vol. 8, no. 4, pp. 403–414, Apr. 2008.
- [5] F. Benrekia, M. Attari, and M. Bouhedda, "Gas sensors characterization and multilayer perceptron (MLP) hardware implementation for gas identification using a field programmable gate array (FPGA)," *Sensors*, vol. 13, no. 3, pp. 2967–2985, 2013.
- [6] A. B. Far, F. Flitti, B. Guo, and A. Bermak, "A bio-inspired pattern recognition system for tin-oxide gas sensor applications," *IEEE Sensors J.*, vol. 9, no. 6, pp. 713–722, Jun. 2009.
- [7] E. Kim et al., "Pattern recognition for selective odor detection with gas sensor arrays," Sensors, vol. 12, no. 12, pp. 16262–16273, 2012.
- [8] S. B. Belhouari, A. Bermak, G. Wei, and P. C. H. Chan, "Gas identification algorithms for microelectronic gas sensor," in *Proc. 21st IEEE Instrum. Meas. Technol. Conf.*, May 2004, pp. 584–587.
- [9] K. T. Ng, B. Guo, A. Bermak, D. Martinez, and F. Boussaid, "Characterization of a logarithmic spike timing encoding scheme for a 4×4 tin oxide gas sensor array," in *Proc. IEEE Sensors*, Oct. 2009, pp. 731–734.
- [10] K. Ting Ng, B. Guo, D. Martinez, F. Boussaid, and A. Bermak, "A 4×4 tin oxide gas sensor array based on spike sequence matching," in *Proc. 2nd Int. Conf. Signals, Circuits Syst.*, Nov. 2008, pp. 1–5.
- [11] Q. Li and A. Bermak, "A low-power hardware-friendly binary decision tree classifier for gas identification," *J. Low Power Electron. Appl.*, vol. 1, no. 1, pp. 45–58, 2011.
- [12] M. A. Akbar et al., "An empirical study for PCA and LDA based feature reduction for gas identification," *IEEE Sensors J*, vol. 16, no. 14, pp. 5734–5746, Jul. 2016.
- [13] S. Vitabile, V. Conti, F. Gennaro, and F. Sorbello, "Efficient MLP digital implementation on FPGA," in *Proc. 8th Euromicro Conf. Digit. Syst. Design*, Aug./Sep. 2005, pp. 218–222.
- [14] A. R. Yilmaz, B. Erkmen, and O. Yavuz, "FPGA implementation of differential evaluation algorithm for MLP training," in *Proc. IEEE Int. Symp. Innov. Intell. Syst. Appl. (INISTA)*, Jun. 2014, pp. 425–430.
- [15] G. Alizadeh, J. Frounchi, M. B. Nia, M. H. Zarifi, and S. Asgarifar, "An FPGA implementation of an artificial neural network for prediction of cetane number," in *Proc. Int. Conf. Comput. Commun. Eng.*, May 2008, pp. 605–608.
- [16] M. Shi, S. Chandrasekaran, A. Bermak, and A. Amira, "FPGA based run time reconfigurable gas discrimination system," in *Proc. Int. Symp. Integr. Circuits*, Sep. 2007, pp. 180–183.
- [17] C. Latino, M. A. Moreno-Armendariz, and M. Hagan, "Realizing general MLP networks with minimal FPGA resources," in *Proc. Int. Joint Conf. Neural Netw.*, Jun. 2009, pp. 1722–1729.
- [18] M. Moradi, M. A. Poormina, and F. Razzazi, "FPGA implementation of feature extraction and MLP neural network classifier for farsi handwritten digit recognition," in *Proc. 3rd UKSim Eur. Symp. Comput. Modeling Simulation*, Nov. 2009, pp. 231–234.
- [19] A. G. Blaiech, K. B. Khalifa, M. Boubaker, and M. H. Bedoui, "Multiwidth fixed-point coding based on reprogrammable hardware implementation of a multi-layer perceptron neural network for alertness classification," in *Proc. 10th Int. Conf. Intell. Syst. Design Appl. (ISDA)*, Dec. 2010, pp. 610–614.
- [20] A. P. do A. Ferreira and E. N. da S. Barros, "A high performance full pipelined arquitecture of MLP neural networks in FPGA," in *Proc. 17th IEEE Int. Conf. Electron., Circuits, Syst. (ICECS)*, Dec. 2010, pp. 742–745.
- [21] M. Bahoura and C.-W. Park, "FPGA-implementation of high-speed MLP neural network," in *Proc. 18th IEEE Int. Conf. Electron., Circuits Syst.* (*ICECS*), Dec. 2011, pp. 426–429.
- [22] B. Guo, A. Bermak, P. C. H. Chan, and G.-Z. Yan, "An integrated surface micromachined convex microhotplate structure for tin oxide gas sensor array," *IEEE Sensors J.*, vol. 7, no. 12, pp. 1720–1726, Dec. 2007.
- [23] P. J. Werbos, "Backpropagation through time: What it does and how to do it," *Proc. IEEE*, vol. 78, no. 10, pp. 1550–1560, Oct. 1990.
- [24] D. Parker, "Learning Logic," Massachusetts Inst. Technol., Cambridge, MA, USA, Tech. Rep. tr-47, 1985.
- [25] M. Hassan, S. B. Belhaouari, and A. Bermak, "Probabilistic rank score coding: A robust rank-order based classifier for electronic nose applications," *IEEE Sensors J.*, vol. 15, no. 7, pp. 3934–3946, Jul. 2015.
- [26] G. Lera and M. Pinzolas, "Neighborhood based Levenberg-Marquardt algorithm for neural network training," *IEEE Trans. Neural Netw.*, vol. 13, no. 5, pp. 1200–1203, May 2002.

- [27] A. Gomperts, A. Ukil, and F. Zurfluh, "Development and implementation of parameterized FPGA-based general purpose neural networks for online applications," *IEEE Trans. Ind. Informat.*, vol. 7, no. 1, pp. 78–89, Feb. 2011.
- [28] X. Zhai, F. Bensaali, and R. Sotudeh, "Real-time optical character recognition on field programmable gate array for automatic number plate recognition system," *IET Circuits, Devices Syst.*, vol. 7, no. 6, pp. 337–344, Nov. 2013.
- [29] G. Alizadeh, J. Frounchi, M. B. Nia, M. H. Zarifi, and S. Asgarifar, "An FPGA implementation of an Artificial Neural Network for prediction of cetane number," in *Proc. Int. Conf. Comput. Commun. Eng. ICCCE*, May 2008, pp. 605–608.
- [30] A. A. S. Ali, A. Amira, F. B. Benammar, and A. M. Bermak, "HW/SW co-design based implementation of gas discrimination," presented at the 27th Annu. IEEE Int. Conf. Appl.-Specific Syst., Archit. Process. (ASAP), London, U.K., 2016.



**XIAOJUN ZHAI** received the B.Sc. degree from the North China University of Technology, China, in 2006, and the M.Sc. degree in embedded intelligent systems and the Ph.D. degree from the University of Hertfordshire, U.K., in 2009 and 2013, respectively. He is currently a Lecturer with the College of Engineering and Technology, University of Derby. His research interests mainly include the design and implementation of the digital image and signal processing algorithms, custom comput-

ing using FPGAs, and embedded systems and hardware/software codesign. He is a member of the British Computer Society and a fellow of the Higher Education Academy.



**AMINE AIT SI ALI** (S'13) received the B.Eng. degree from the University of Science and Technology Houari Boumediene, Algiers, Algeria, in 2009, and the M.Sc. degree in embedded intelligent systems from the University of Hertfordshire, Hatfield, U.K., in 2012. He is currently pursuing the Ph.D. degree with the School of Engineering and Computing, University of the West of Scotland, Paisley, U.K. He is currently a Full Time Research Assistant with the School of Engineering

ing, Qatar University, Doha, Qatar. His research interests are mainly in custom computing using FPGAs, heterogeneous embedded systems, machine learning, and connected health.



**ABBES AMIRA** (S'99–M'01–SM'07) received the Ph.D. degree in the area of computer engineering from Queen's University, Belfast, U.K., in 2001. He is currently the Embedded Computing Research Co-Ordinator with Qatar University. He took many academic and consultancy positions, including his current position as a Professor in computer engineering and the acting Director of the KINDI Center for computing research with Qatar University. His research interests include

reconfigurable computing, signal processing and connected health. He is a fellow of the IET, the HEA, and the ACM.



**FAYCAL BENSAALI** (S'03–M'06–SM'15) received the Dipl.-Ing (M.Eng.) degree in electronics from the University of Constantine, and the Ph.D. degree in electronic and computer engineering from Queen's University, Belfast. He is currently an Associate Professor in electrical engineering with Qatar University. He took other academic positions with the University of Hertfordshire, U.K. and Queen's University, Belfast, U.K. His research interests are mainly in design and imple-

mentation of digital image and signal processing algorithms, custom computing using FPGAs, hardware/software codesign, and system on chip. He is an Associate Member of the HEA.