# An ultra-high voltage gain interleaved converter based on three-winding coupled inductor with reduced input current ripple for renewable energy applications 

Seyed Majid Hashemzadeh ${ }^{1}$ © $\|$ Mohammed A. Al-Hitmi ${ }^{2}$ © ${ }^{(C)}$ Hadi Aghaei $^{1}$ Vafa Marzang ${ }^{1,2}$ | Atif Iqbal ${ }^{2}$ © | Ebrahim Babaei ${ }^{1,3}$ © ${ }^{\text {© }}$ | Seyed Hossein Hosseini ${ }^{1,3}$ | Shirazul Islam ${ }^{2}$

${ }^{1}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran
${ }^{2}$ Department of Electrical Engineering, Qatar University, Doha, Qatar
${ }^{3}$ Engineering Faculty, Near East University, Mersin, Turkey

## Correspondence

Seyed Majid Hashemzadeh, Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz 516615731, Iran.
Email: majidhashemzadeh1899@gmail.com

Funding information
Iran National Science Foundation, Grant/Award Number: 4003508


#### Abstract

This article proposes an interleaved high step-up DC-DC converter topology designed for renewable energy applications, featuring an ultra-high voltage conversion ratio. The converter employs an interleaved structure, resulting in a low peak-to-peak ripple in the input source current, which is particularly advantageous for solar PV sources. To enhance the output voltage, the topology utilizes voltage multiplier cells (VMC) and coupled inductor techniques. Two coupled inductors with three windings are integrated into the proposed topology, with the secondary and tertiary windings combined with VMC. This combination effectively reduces the maximum voltage stress across power switches, enabling the use of low-rated and cost-effective power switches for implementation. The article offers comprehensive operation modes and steady-state analyses to demonstrate the converter's performance. A comparison is made between the suggested structure and other similar converter topologies. To validate the mathematical analysis, a $200-\mathrm{W}$ prototype is constructed, operating at a frequency of 25 kHz and achieving a voltage conversion range of 20 to 409 V . The experimental results are presented to support the findings.


## 1 | INTRODUCTION

The immense potential of renewable energy sources to revolutionize the global energy landscape and contribute to a more sustainable future is emphasized [1]. They are recognized as a cleaner alternative to conventional fossil fuels, leading to reduced greenhouse gas emissions and fostering energy independence $[2,3]$. Across the world, governments, businesses, and individuals are increasingly adopting renewable energy as a crucial part of their energy mix, driving significant innovation and investment in this rapidly evolving sector $[2,3]$. However, renewable energy sources do have limitations, such as their inherent low voltage levels [5]. To address this issue and establish a satisfactory connectivity of these sources, as well as a high-voltage DC link, a high step-up DC-DC converter with a high-voltage gain is deemed necessary [6]. By coupling
a high-voltage DC-bus to high-voltage loads, DC/AC inverters, and DC microgrids, it becomes feasible to overcome the challenges associated with renewable energy sources [7]. One possible approach to tackle these challenges is the utilization of a conventional PWM high step-up topology. This topology is advantageous due to its simplicity in design, modelling, and implementation, as well as its cost-effectiveness, reduced volume, and number of components [8]. However, it should be noted that these converters suffer from a poor voltage gain and experience sustained high-voltage stress [9]. Increasing the duty cycle of the power switch is one approach to raise the output voltage; however, this leads to higher conduction losses and a decrease in power efficiency [10]. To tackle this issue, various high-voltage gain converters have been proposed, including approaches such as voltage multiplier cells (VMC), switched capacitors and inductors, magnetically coupled components like

[^0]coupled inductors and high-frequency transformers, as well as multi-stage topologies [11]. Additionally, high step-up converters come in several varieties, such as galvanically isolated/nonisolated, current-fed/voltage-fed, unidirectional/bidirectional, soft or hard switching, and multi-port/single-port designs [11]. For photovoltaic systems, interleaved converters using coupled inductors and a built-in transformer have been suggested in previous studies [12, 13]. These topologies offer advantages like high output voltage, low blocking voltage over power switches, and input current with low ripple. However, it is worth noting that these configurations generally require a higher number of elements compared to other converter types. Non-isolated high step-up configurations designed for renewable energy applications using VMCs and coupled inductors are presented in other research works $[14,15]$. Advantages such as sustained input current with low ripple, reduced voltage stress on semiconductors, a lower element count, and improved efficiency are associated with these converters. However, their primary drawback lies in achieving a higher voltage conversion ratio, which necessitates adjusting the turn ratio of the coupled inductors and the duty cycle of the switch to significant values. References [16-18] propose DC-DC converter topologies based on three-winding coupled inductors, offering an elevated voltage conversion ratio and low peak voltage over switches. Nonetheless, these topologies lack a common ground between the output and input ports, and the input current ripple is considerable. Reference [19] suggests a dual input port topology with high-voltage gain, suitable for PV arrays, and capable of supplying the load from various input sources. However, it cannot handle two distinct voltage levels as input sources, and the voltage stress on the switch is considerable. In [20], a VMC-based MIMO structure of a high step-up converter is described. Although it allows for multiple input ports, it requires an additional inductor and power switch for each input port, which can be a disadvantage. For high-voltage applications, a multiport topology with a wider voltage range is presented in [21]. However, this design suffers from significant input current ripple, necessitating the use of filters for each input port, especially in the context of renewable power generation systems. Reference [22] proposes an interleaved high step-up converter that utilizes VMCs and one coupled inductor to couple PV sources to a high-voltage DC bus. Nevertheless, achieving a higher voltage gain in this converter requires the use of a large number of VMCs. In [23], a zero-input current ripple DC-DC converter is introduced with high step-up and soft-switching characteristics, presenting a novel and efficient approach to power conversion. The converter's ability to achieve zero input current ripple, along with its high step-up capability and soft-switching operation, makes it a promising solution for various power electronics applications. Reference [24] introduces the design and implementation of an interleaved converter with a focus on achieving high efficiency and high-voltage gain for seamless integration of renewable energy sources. The proposed converter features a minimum switch count, contributing to reduced cost and improved reliability. The study demonstrates the converter's effectiveness in efficiently harnessing renewable energy and highlights its potential significance in enhancing sustainable energy systems.


FIGURE 1 The proposed interleaved DC-DC converter.

A multicell non-isolated resonant modular multilevel DC-DC converter is proposed in [25], which incorporates self-voltage balancing and step-up conversion capabilities. The proposed converter offers improved efficiency and enhanced voltage gain, making it well suited for various applications in renewable energy integration. The study highlights the converter's selfvoltage balancing feature, ensuring stable and efficient power transfer in multi-cell configurations, thereby contributing to the advancement of sustainable energy systems.

This article proposes an interleaved high step-up DC-DC converter topology with ultra-high voltage conversion ratio for renewable energy applications such as solar power generation systems. Because of the interleaved structure, the input current has a low ripple, which is appropriate for solar PV sources. VMC and coupled inductor approaches are utilized to improve the output voltage. Two coupled inductors with three windings are used in the suggested topology. The coupled inductors' secondary and tertiary windings are combined with voltage multipliers. The highest voltage stress over power switches is decreased because of this combination. As a result, low-rated and low-cost power switches can be used to implement the recommended converter. To demonstrate the proficiency of the suggested topology, operation modes and steady-state analyses are shown. In addition, the presented high step-up topology is contrasted with other interleaved converters of a similar design. Finally, to verify the calculated mathematical equations, a $200-\mathrm{W}$ prototype with a frequency of 25 kHz , an input voltage of 20 V , and an output voltage of 409 V has been built and testing results are reported.

## 2 | PRESENTED TOPOLOGY AND MODES ANALYSIS

Figure 1 depicts an illustration of the presented converter. This topology comprises two power switches ( $S_{1}$ and $S_{2}$ ), six power diodes ( $D_{1}, D_{2}, D_{3}, D_{4}, D_{5}$, and $D_{6}$ ), two coupled inductors with three windings, and seven capacitors $\left(C_{1}, C_{2}, C_{3}, C_{4}, C_{5}\right.$, $C_{6}$, and $\left.C_{0}\right) . L_{m 1}$ and $L_{m 2}$ present the magnetizing, and $L_{k 1}$ and $L_{k 2}$ are the leakage inductances. Because of the interlaced

(a)

(b)

FIGURE 2 The key steady-state waveforms of the presented topology.
design, the input current is divided between $L_{k 1}$ and $L_{k 2}$. Also, the switches are derived with 180-degree phase shift. As a result, the peak-to-peak value of the input current is minimized. The turns ratio numbers of the used coupled inductors are defined as $N_{1}=n_{1 t} / n_{1 p}=n_{1 s}=n_{1 p}$, and $N_{2}=n_{2 t} / n_{2 p}=n_{2 s}=n_{2 p}$. To consider the leakage influence of the coupled inductors, coupling coefficient ( $k_{\text {) }}$ is also specified as $k=L_{m} /\left(L_{m}+L_{k}\right)$. Based on Figure 1, the secondary and tertiary coupled inductors' windings are merged with VMCs. These combinations lead to an ultra-high voltage gain. $C_{1}$ and $D_{1}, C_{2}$ and $D_{2}, C_{3}$ and $D_{3}, C_{4}$ and $D_{4}, C_{5}$ and $D_{5}$, and $C_{6}$ and $D_{6}$ are the used VMCs. Another benefit of the VMCs is acting like a voltage clamp and reducing the maximum blocking voltage over power switches. The waveforms of the semiconductors and inductors are shown in Figure 2. According to this figure, there are five operation mode in each switching period $\left(T_{s}=1 / f_{s}\right)$. These modes have been analyzed throughout the rest of this subsection.

It should be noticed that all of voltage and current equations of Sections 2 and 3 are obtained using the KVL and KCL principles over equivalent circuit of the operational modes which are presented in Figure 3.

Modes 1 and $3\left[t_{0}<t<t_{1}\right] \&\left[t_{2}<t<t_{3}\right]$ : According to Figure 2, modes 1 and 3 operate in the same way. Power switches $S_{1}$ and $S_{2}$ are turned on during these states. The primary side of the coupled inductors became parallel with input voltage. Therefore, their magnetizing and leakage inductances are charged by $V_{i n}$; all of diodes are reverse biased and are turned OFF. The equivalent circuits of modes 1 and 3 are shown in Figure 3a. Considering the state of diodes, $C_{1}, C_{3}$, and $C_{6}$
are charged, and other capacitors are released. The following equations are obtained in modes 1 and 3 .

$$
\begin{gather*}
V_{L_{k 1}}+V_{L_{m 1}}=V_{i n}  \tag{1}\\
V_{L_{k 2}}+V_{L_{m 2}}=V_{i n}  \tag{2}\\
V_{o}=V_{C_{5}}+V_{C_{6}}+V_{C_{o}}  \tag{3}\\
i_{i n}=i_{L_{k 1}}+i_{L_{k 2}}=i_{S_{1}}+i_{S_{2}} \tag{4}
\end{gather*}
$$

Considering the coupling coefficient $(k)$, the voltage over magnetizing inductances can be presented as (5) and (6).

$$
\begin{align*}
& \left\{\begin{array}{l}
V_{L_{m 1}}=k_{1} V_{i n} \\
V_{L_{k 1}}=\left(1-k_{1}\right) V_{i n}
\end{array}\right.  \tag{5}\\
& \left\{\begin{array}{l}
V_{L_{m 2}}=k_{2} V_{i n} \\
V_{L_{k 2}}=\left(1-k_{2}\right) V_{i n}
\end{array}\right. \tag{6}
\end{align*}
$$

Mode $2\left[t_{1}<t<t_{2}\right]$ : Power switch $S_{2}$ is switched off at the start of mode 2 ; however, power switch $S_{1}$ remains turned on. The voltage over $L_{m 2}$ and $L_{k 2}$ became negative, and these inductances are discharged. Stored energy of windings $n_{1 s}$ and $n_{2 s}$ and capacitors $C_{2}$ and $C_{4}$ are transferred to capacitors $C_{1}$ and $C_{3}$. The scheme of this mode is given in Figure 3b, and Equations (7) to (9) are derived.

$$
\begin{equation*}
V_{L_{m 2}}=k_{2}\left(1+N_{1}\right) V_{i n}+k_{2}\left(V_{C_{2}}-V_{C_{1}}\right) \tag{7}
\end{equation*}
$$



(a)

(c)

FIGURE 3 The operation modes: (a) 1 and 3, (b) 2, (c) 4, (d) 5 .

$$
\begin{gather*}
V_{C_{6}}=N_{2} V_{L_{m 2}}-N_{1} V_{L_{m 1}}  \tag{8}\\
i_{S_{1}}=i_{i n}=i_{L_{k 1}}+i_{L_{k 2}} \tag{9}
\end{gather*}
$$

Mode $4\left[t_{3}<t<t_{4}\right]$ : This mode starts when switch $S_{1}$ is turned OFF, while power switch $S_{2}$ is turned ON. During mode 4, inductances $L_{k 1}$ and $L_{m 2}$ are charged by $V_{i n}$. However, the voltages over $L_{k 1}$ and $L_{m 1}$ are negative and their currents are reduced. The stored energy in primary winding $n_{1 p}$ is transferred to capacitor $C_{2}$. Also, stored energy in windings $n_{1 s}$ and $n_{2 s}$ is transferred to output port through diode $D_{o}$. The corresponding circuit of mode 4 is shown in Figure 3c. This mode ends when diode $D_{1}$ is turned OFF.

$$
\begin{gather*}
V_{L_{m 1}}=k_{1}\left(V_{i n}-V_{C_{2}}\right)  \tag{10}\\
N_{1} V_{L_{m 1}}=V_{C_{1}}+V_{C_{2}}-V_{C_{4}}  \tag{11}\\
i_{S_{2}}=i_{i n}=i_{L_{k 1}}+i_{L_{k 2}}  \tag{12}\\
i_{C_{2}}=i_{D_{1}} \tag{13}
\end{gather*}
$$


(b)

(d)

$$
\begin{gather*}
i_{C_{3}}=-i_{D_{0}}  \tag{14}\\
i_{C_{6}}=-i_{o}  \tag{15}\\
i_{D_{5}}=i_{o}+i_{C_{5}} \tag{16}
\end{gather*}
$$

Mode $5\left[t_{4}<t<t_{5}\right]$ : During this mode, diode $D_{1}$ is reverse biased, and this is the only difference between mode 5 and mode 4. Figure 3d depicts the identical circuit for this mode.

$$
\begin{equation*}
\left(1+N_{1}\right) V_{L_{m 1}}=V_{i n}+V_{C_{1}}-V_{C_{4}}-V_{L_{k 1}} \tag{17}
\end{equation*}
$$

## 3 | ANAYLSIS OF STEADY-STATE OPERATION

The steady-state analysis of the presented topology is provided in this part. Output voltage, semiconductor and capacitor voltage, and element current are computed for this study. In addition, to facilitate the computation simpler, $N_{1}$ and $N_{2}$ are considered equal to $N$, and $k_{1}=k_{2}=1$.

## 3.1 | Voltage calculation

The following equation is determined using the volt-sec balancing principle on $L_{m 2}$ :

$$
\begin{align*}
\left\langle V_{L_{m 2}}\right\rangle_{T s}= & (2 D-1) V_{i n}+(1-D)\left[(1+N) V_{i n}+\left(V_{C_{2}}-V_{C_{1}}\right)\right] \\
& +(1-D) V_{i n}=0 \tag{18}
\end{align*}
$$

By simplifying (18), the voltage of capacitor $C_{1}$ is as (19).

$$
\begin{equation*}
V_{C_{1}}=\frac{2+N(1-D)}{1-D} V_{i n} \tag{19}
\end{equation*}
$$

Also, applying volt-sec balance on $L_{m 1}$, the voltage of $C_{2}$ is calculated:

$$
\begin{align*}
\left\langle V_{L_{m 1}}\right\rangle_{T s}= & (2 D-1) V_{i n}+(1-D) V_{i n} \\
& +(1-D)\left(V_{i n}-V_{C_{2}}\right)=0  \tag{20}\\
& V_{C_{2}}=\frac{V_{i n}}{1-D} \tag{21}
\end{align*}
$$

Using (10) and (11), $V_{C 4}$ is obtained as follows:

$$
\begin{equation*}
V_{C_{4}}=V_{C_{1}}+(1+N) V_{C_{2}}-N V_{i n}=\frac{N+3}{1-D} V_{i n} \tag{22}
\end{equation*}
$$

Voltage of capacitor $C_{3}$ can be calculated using the configuration of the proposed converter at mode 4:

$$
\begin{gather*}
V_{C_{3}}=V_{C_{4}}-V_{C_{2}}-N(1+N) V_{i n}+N\left(V_{C_{2}}-V_{C_{1}}\right)  \tag{23}\\
V_{C_{3}}=\frac{2+N(1+N(1-D))}{1-D} V_{i n} \tag{24}
\end{gather*}
$$

Furthermore, the voltages of capacitors $C_{6}$ and $C_{0}$ are calculated as (25) and (26)

$$
\begin{gather*}
V_{C_{6}}=V_{C_{5}}=N V_{i n}-N(1+N) V_{i n} \\
+N\left(V_{C_{2}}-V_{C_{1}}\right)=\frac{N}{1-D} V_{i n}  \tag{25}\\
V_{C_{o}}=V_{C_{4}}+V_{C_{3}}+N V_{i n}=\frac{5+N(3+N-2 D)}{1-D} V_{i n} \tag{26}
\end{gather*}
$$

Finally, the output voltage can be obtained using (3):

$$
\begin{align*}
& V_{o}=V_{C_{6}}+V_{C_{5}}+V_{C_{o}}=\frac{(5+5 N)+N(N-2 D)}{1-D} V_{i n} \\
& M=\frac{V_{o}}{V_{i n}}=\frac{(5+5 N)+N(N-2 D)}{1-D} \tag{27}
\end{align*}
$$

The blocking voltages over power switches $S_{1}$ and $S_{2}$ are equal to $V_{C 2}$ :

$$
\begin{equation*}
V_{S_{1}}=V_{S_{2}}=\frac{1}{1-D} V_{i n} \tag{28}
\end{equation*}
$$

The blocking voltages over diodes $D_{1}, D_{6}$, and $D_{0}$ can be obtained at operation mode 2 :

$$
\begin{gather*}
V_{D_{1}}=V_{C_{1}}-N V_{i n}=\frac{2}{1-D} V_{i n}  \tag{29}\\
V_{D_{6}}=V_{n_{1 t}}+V_{n_{2 t}}-V_{C_{6}}=\frac{2 N}{1-D} V_{i n}  \tag{30}\\
V_{D_{o}}=V_{C}-V_{C_{4}}+V_{L_{m 2}}-V_{i n} \\
\frac{(1+2 N)+N(N-2 D)}{1-D} V_{i n} \tag{31}
\end{gather*}
$$

The blocking voltage over diode $D_{3}$ is equal to $V_{D 2}$ and $V_{D 5}=V_{D 6} . V_{D 2}$ and $V_{D 4}$ are calculated based on operation mode 2. Also, $V_{D 3}=V_{D 2}$.

$$
\begin{gather*}
V_{D_{2}}=V_{C_{4}}-V_{C_{2}}=\frac{N+2}{1-D} V_{i n}  \tag{32}\\
V_{D_{4}}=V_{C_{o}}-V_{C_{4}}=\frac{(2+2 N)+N(N-2 D)}{1-D} V_{i n} \tag{33}
\end{gather*}
$$

The normalized blocking voltages over semiconductors are summarized as follows:

$$
\begin{gather*}
\frac{V_{S_{1}}}{V_{o}}=\frac{V_{S_{2}}}{V_{o}}=\frac{1}{(5+5 N)+N(N-2 D)}  \tag{34}\\
\frac{V_{D_{1}}}{V_{o}}=\frac{2}{(5+5 N)+N(N-2 D)}  \tag{35}\\
\frac{V_{D_{2}}}{V_{o}}=\frac{V_{D_{3}}}{V_{o}}=\frac{N+2}{(5+5 N)+N(N-2 D)}  \tag{36}\\
\frac{V_{D_{4}}}{V_{o}}=\frac{(2 N+2)+N(N-2 D)}{(5+5 N)+N(N-2 D)}  \tag{37}\\
\frac{V_{D_{5}}}{V_{o}}=\frac{V_{D_{6}}}{V_{o}}=\frac{2 N}{(5+5 N)+N(N-2 D)}  \tag{38}\\
V_{D_{o}}=\frac{(2 N+1)+N(N-2 D)}{(5+5 N)+N(N-2 D)} \tag{39}
\end{gather*}
$$

Figures 4 a and 4 b illustrate the change of output voltage and voltage stresses for different duty cycle $(D)$ and turns ratio number ( $N$ ) values.

## 4 | CURRENT CALCULAION

The average value of input current can be expressed versus output current and voltage gain relation:

$$
\begin{equation*}
I_{i n}=M I_{o}=\frac{(5+5 N)+N(N-2 D)}{1-D} I_{o} \tag{40}
\end{equation*}
$$

Based on the configuration, and place of capacitors, the average currents of diodes are equal to output current $\left(I_{D 1 \sim D_{o}}=I_{o}\right)$. Considering the average currents and operation modes of the proposed topology, diodes current stress has been estimated as

$$
\begin{gather*}
i_{D_{1}}=\frac{2(N+2)}{1-D} I_{o}  \tag{41}\\
i_{D_{2}}=i_{D_{4}}=i_{D_{5}}=i_{D_{6}}=i_{D_{o}}=\frac{2}{1-D} I_{o} \tag{42}
\end{gather*}
$$



FIGURE 4 (a) Voltage conversion ratio and (b) normalized blocking voltages versus duty cycle $(D)$ and $N$.

$$
\begin{equation*}
i_{D_{3}}=\frac{1}{1-D} I_{o} \tag{43}
\end{equation*}
$$

The average currents of power switch $S_{1}$ are equal to $L_{m 1}$, and this current can be obtained using currents of diodes $D_{2}$ and $D_{4}$.

$$
\begin{equation*}
I_{S_{1}}^{a v g}=I_{L_{m 1}}=i_{D_{2}}+i_{D_{4}}=\frac{4}{1-D} I_{o} \tag{44}
\end{equation*}
$$

The average currents of switch $S_{2}$ in $L_{m 2}$ are calculated as

$$
\begin{equation*}
I_{S_{2}}^{a v g}=I_{L_{m 2}}=I_{i n}-I_{L_{m 1}}=\frac{(1+5 N)+N(N-2 D)}{1-D} I_{o} \tag{45}
\end{equation*}
$$

Using average currents, the current stress pathing from power switches $S_{1}$ and $S_{2}$ is presented as follows:

$$
\begin{gather*}
i_{S_{1}}=\frac{4}{D(1-D)} I_{o}  \tag{46}\\
i_{S_{2}}=\frac{(1+5 N)+N(N-2 D)}{D(1-D)} I_{o}^{o} \tag{47}
\end{gather*}
$$

Finally, the current of $C_{1}-C_{0}$ in each mode is calculated versus diodes and output currents:

$$
\begin{align*}
& \left\{\begin{array}{l}
S_{1}: \begin{array}{l}
S_{1} \\
i_{1} \\
C_{1}
\end{array}=i_{D_{2}}+i_{D_{4}} \\
S_{1}: \text { off }=-\left(i_{D_{3}}+i_{D_{o}}\right)
\end{array}\right.  \tag{48}\\
& \left\{\begin{array}{l}
i_{1}: o n=-i_{D_{2}} \\
{ }_{C}{ }_{2}: o f f \\
i_{1}: o f f=i_{D_{1}}
\end{array}\right.  \tag{49}\\
& \left\{\begin{array}{l}
{ }^{i_{1}}: o n=i_{D_{4}} \\
{ }^{C_{3}}: o f f \\
{ }^{S_{1}}: o f f=-i_{D_{o}}
\end{array}\right.  \tag{50}\\
& \left\{\begin{array}{l}
{ }_{i}:{ }_{1}: o n=-i_{D_{4}} \\
{ }_{C}{ }^{S_{1}: o f f}=i_{D_{3}}
\end{array}\right. \tag{51}
\end{align*}
$$

## 5 | DESIGN CONSIDERATION

The power switches and diodes are selected based on their maximum blocking voltages and pathing current stress, which is calculated in Section 3.

## 5.1 | Coupled inductors

To design the magnetizing inductances $L_{m 1}$ and $L_{m 2}$, the mean current of these inductances is considered higher than half of their current ripples. With this assumption, continuous conduction mode can be obtained. Using calculated standing voltages and average currents, the minimum values of $L_{m 1}$ and $L_{m 2}$ are as (53) and (54):

$$
\begin{align*}
L_{m_{1}} & \geq \frac{D V_{L_{m 1}}}{2 f_{s} I_{L_{m 1}}}=\frac{D(1-D) V_{i n}}{8 f_{s} I_{o}}  \tag{53}\\
L_{m_{2}} \geq \frac{D V_{L_{m 2}}}{2 f_{s} I_{L_{m 2}}} & =\frac{D(1-D) V_{i n}}{2 f_{s}[(1+5 N)+N(N-2 D)] I_{o}} \tag{54}
\end{align*}
$$

## 5.2 | Capacitors

To reduce the voltage ripple over capacitors, the presented assumption in (55) is used:

$$
\begin{equation*}
\Delta V_{C_{1 \sim o}} \leq 2 \% V_{C_{1 \sim o}} \tag{55}
\end{equation*}
$$

The minimum capacitors $\left(C_{1}-C_{0}\right)$ values are determined using computed standing voltages and pathing currents:

$$
\begin{gather*}
C_{1} \geq \frac{2 D I_{o}}{1 \% f_{s}[2+N(1-D)] V_{i n}}  \tag{56}\\
C_{2} \geq \frac{D(2 N+1) I_{o}}{1 \% f_{s} V_{i n}}  \tag{57}\\
C_{3} \geq \frac{D I_{o}}{1 \% f_{s}[2+N(1+N(1-D))] V_{i n}} \tag{58}
\end{gather*}
$$

TABLE 1 Comparison results.

| Topologies | Number of elements |  |  |  |  | Voltage gain | Max volt. switches | Max volt. diodes | Common ground | Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cores | C* | S* | D* | Total |  |  |  |  |  |
| [1] | 3 | 6 | 3 | 10 | 22 | $\underline{1+3 N}$ | 1 | $\underline{1+4 N}$ | Yes | $\mathrm{VMC}+\mathrm{CL}^{*}$ |
|  |  |  |  |  |  | $\begin{array}{r} \overline{1-D} \\ =10 \end{array}$ | $\begin{aligned} & \overline{1+3 N} \\ & =0.25 \end{aligned}$ | $\begin{aligned} & \overline{1+3 N} \\ & =1.25 \end{aligned}$ |  |  |
|  |  |  |  |  | 34 | $3+D$ | $\underline{1}$ | $\underline{2}$ | No | VMC |
| [4] | 6 | 8 | 6 | 14 |  | $\begin{aligned} & \overline{1-D} \\ & =9 \end{aligned}$ | $\begin{aligned} & \overline{3+D} \\ & =0.27 \end{aligned}$ | $\begin{aligned} & \overline{3+D} \\ & =0.55 \end{aligned}$ |  |  |
|  |  |  |  |  |  | $\underline{2(1+N)}$ | $\underline{1}$ | $\underline{1+2 N}$ |  |  |
| [6] | 4 | 7 | 4 | 6 | 21 | $\begin{aligned} & 1-D \\ &= 10 \end{aligned}$ | $\begin{aligned} & \overline{2(1+N)} \\ & =0.25 \end{aligned}$ | $\begin{aligned} & \overline{2(1+N)} \\ & =0.75 \end{aligned}$ | Yes | $\mathrm{VMC}+\mathrm{CL}$ |
|  |  |  |  |  |  | $\underline{2+4 N}$ | 1 |  |  |  |
| [7] | 3 | 7 | 4 | 6 | 20 | $\begin{aligned} & \overline{1-D} \\ & =15 \end{aligned}$ | $\begin{aligned} & \overline{2+4 N} \\ & =0.16 \end{aligned}$ |  | Yes | $V M C+B T+C L$ |
|  |  |  |  |  |  | $\underline{2(1+N)}$ | 1 | $\underline{1+2 N}$ |  |  |
| [8] | 3 | 5 | 2 | 6 | 16 | $\begin{aligned} & 1-D \\ &= 10 \end{aligned}$ | $\begin{aligned} & \overline{2(1+N)} \\ & =0.25 \end{aligned}$ | $\begin{aligned} & \overline{2(1+N)} \\ & =0.75 \end{aligned}$ | Yes | $\mathrm{VMC}+\mathrm{BT}$ |
|  |  |  |  |  |  | $\underline{1+3 N}$ | $\underline{1}$ | $\underline{2 N}$ |  |  |
| [9] | 2 | 7 | 2 | 8 | 19 | $\begin{array}{r} 1-D \\ =10 \end{array}$ | $\begin{aligned} & \overline{1+3 N} \\ & =0.25 \end{aligned}$ | $\begin{aligned} & \overline{1+3 N} \\ & =05 \end{aligned}$ | Yes | $\mathrm{VMC}+\mathrm{CL}$ |
|  |  |  |  |  |  | $\underline{2+3 N}$ | 1 | $\underline{1+3 \mathrm{~N}}$ |  |  |
| [13] | 3 | 5 | 2 | 6 | 16 | $\begin{aligned} & \overline{1-D} \\ & =12.5 \end{aligned}$ | $\begin{aligned} & \overline{2+3 N} \\ & =0.2 \end{aligned}$ | $\begin{aligned} & \overline{2+3 N} \\ & =0.8 \end{aligned}$ | Yes | $\mathrm{VMC}+\mathrm{BT}^{*}+\mathrm{CL}$ |
|  |  |  |  |  |  | $\underline{2(1+N)}$ | 1 | 1 |  |  |
| [22] | 2 | 7 | 2 | 7 | 18 | 1-D | $\overline{2(1+N)}$ | $\overline{(1+N)}$ | No | VMC + CL |
|  |  |  |  |  |  | $\begin{aligned} & =10 \\ & (5+5 N)+N(N-2 D) \end{aligned}$ | $=0.25$ | $\begin{aligned} & =0.5 \\ & (2 N+2)+N(N-2 D) \end{aligned}$ |  |  |
| Proposed | 2 | 7 | 2 | 7 | 18 | $1-D$ | $\overline{(5+5 N)+N(N-2 D)}$ | $(5+5 N)+N(N-2 D)$ | Yes | $\mathrm{VMC}+\mathrm{CL}$ |
|  |  |  |  |  |  | $=24.5^{1}$ | $=0.1$ | $=0.38$ |  |  |

$C$, capacitors; $S$, power switches; $D$, diodes; CL, coupled inductor; BT, built in transformer, $D=0.6, N=1$.

$$
\begin{gather*}
C_{4} \geq \frac{D I_{o}}{1 \% f_{s}(N+3) V_{i n}}  \tag{59}\\
C_{5}=C_{6} \geq \frac{(1+D) I_{o}}{2 \% f_{s} N V_{i n}}  \tag{60}\\
C_{0} \geq \frac{(1+D) I_{o}}{2 \% f_{s}[5+N(3+N-2 D)] V_{\text {in }}} \tag{61}
\end{gather*}
$$

## 6 | COMPARISON WITH OTHER TOPOLOGIES

This section compares the presented topology to the other interleaved converter topologies. Table 1 provides an overview of comparison. The technique utilized to propagate the output voltage, maximum blocking voltage across switches and diodes, voltage gain, common ground, and component count is all considered. Based on Table 1, the number of magnetic cores in [4] is higher than others, where six magnetic cores are used. Thus, the cost and volume of this converter are not suitable. Also, in [4] and $[6,7]$, six and four power switches are used, which are more than other converters. Furthermore, the total number of used components in [8] and [13] is lowest. However, in both topologies, three magnetic cores are utilized, which is more than the recommended structure. The comparison of voltage gain versus diverse duty cycle values and constant $N(N=1)$ are shown in Figure 5a. The proposed converter offers an ultra-voltage gain, which is higher than others. For one case $(N=1, D=0.6)$, the value of proposed converter's voltage gain is equal to 24.5 . The nearest value of the voltage gain among the converters men-
tioned in Table 1 is related to the converter [7]. The voltage gain of this topology for $N=1, D=0.6$ is obtained as 15 . The comparison of maximum blocking voltages over semiconductors vs various turns ratio values of numbers and $D=0.6$ are depicted in Figures 5b and 5c. The maximum blocking voltage on switches in the converter [4] is constant versus turns ratio number, and is higher than other topologies. Also, the suggested topology offers lowest $V_{S} / V_{o}$. Due to low blocking voltage over power switches, low rated switches are utilized for implementing the suggested topology. This benefit can reduce the total cost. Based on Figure 5c, for $N<2$, the maximum blocking voltage of the recommended topology is lower than others. But, for $N>2, V_{D} / V_{o}$ of converters in [7] and [22] is reduced. The suggested converter, on the other hand, has a higher voltage conversion ratio than [7] and [22]. Also, operating with high value of turns ratio can increase the conduction loss and reduce the efficiency.

## 7 | EXPERIMENTAL RESULTS

A hardware prototype with $200-\mathrm{W}$ power has been developed in the laboratory to confirm the theoretical and computational calculations. The experimental setup is shown in Figure 6. Also, the components' requirements used in the prototype are given in Table 2. The duty cycle of $S_{1}$ and $S_{2}$ is equal to 0.55 , which is constant during the test. A STM32H743Vit6 microcontroller board is used to generate PWM pulses of the switches. The obtained waveforms from the prototype test are presented in the rest of this section. The primary side currents of the two coupled inductors are depicted in Figure 7. The input DC


FIGURE 5 Comparison results: (a) voltage gain for $N=1$, (b) maximum $V_{S} / V_{o}$ for $D=0.6$, (c) maximum $V_{D} / V_{o}$ for $D=0.6$.


FIGURE 6 The experimental setup.
source current is the sum of the two mentioned currents, which can be seen in this figure. The average value of $i_{\text {in }}$ is 10 A , and approximately equal to theoretical value. Figure 8 demonstrates the voltage and current of power switches. The gate pulses of the switches have 180 degrees phase difference, and their duty cycle is 0.55 . Thus, these switches are turned OFF for $45 \%$ of the switching period. Based on this figure, the maximum blocking voltages across the switches $S_{1}$ and $S_{2}$ are 49 and 44 V , respectively. Also, the current stress for switches $S_{1}$ and $S_{2}$ is 8 and 10.5 A , respectively. Figure 9 represents the voltage of diodes. The voltage over the diode $D_{1}$ is 83 V . This value con-


FIGURE 7 Current waveforms $\left(i_{i n}, i_{L k 1}\right.$, and $\left.i_{L k 2}\right)$.


FIGURE 8 Current and voltage waveforms of switches.

TABLE 2 Components and specification of the laboratory prototype.

| Element | Specification |
| :--- | :--- |
| $S_{1}$ and $S_{2}$ | IRFP260 |
| $D_{1}, D_{2}, D_{3}, D_{4}, D_{5}, D_{6}$, and $D_{o}$ | MUR1560 |
| $C_{1}$ and $C_{4}$ | Polyester $(250$ Volt $/ 2 * 2.2 \mu \mathrm{~F})$ |
| $C_{2}, C_{3}, C_{5}, C_{6}$, and $C_{o}$ | Polyester $(250 \mathrm{Volt} / 2.2 \mu \mathrm{~F})$ |
| Coupled inductors | $E E 55$ Ferrite Core, $N_{1}: N_{2}=1: 1$, |
| Parameter | $L_{m}=243 \mu \mathrm{H}$ |
| $P_{o}$ | Value |
| $V_{\text {in }}$ | 200 W |
| $V_{o}$ | 20 V |
| $f_{s}$ | 409 V |
| Duty cycles | 25 kHz |



FIGURE 9 Diodes voltage waveforms $\left(V_{D 1}, V_{D 2}, V_{D 3}\right.$, and $\left.V_{D 4}\right)$.
firms Equation (29). The voltage over diodes $D_{2}$ and $D_{3}$ is almost equal and about 122 V . Therefore, Equations (32) and (36) are verified. The voltage of output diode $D_{o}$ is obtained as almost 123 V , and $V_{D 4}$ is measured as 163 V . These values also confirm Equations (31) and (33), respectively. The voltage waveforms of diodes $D_{5}$ and $D_{6}$ are complementary, and their maximum value is 88 V . These waveforms are shown in Figure 10. Among the used diodes in the proposed converter, $D_{4}$ suffers from highest blocking voltage (about 163 V ), and the experimental normalized voltage stress of this diode is equal to 0.4. The voltage of $C_{1}, C_{2}, C_{3}$, and $C_{4}$ are measured using isolated probes, which are $100,40,145$, and 165 V , respectively. These waveforms are shown in Figure 11. The voltage waveforms of capacitors $C_{5}, C_{6}$, and $C_{0}$ are shown in Figure 12, and their values are 40,40 , and 329 V . According to theoretical calculations (Equation (25)) and experimental results, the voltages over capacitors $C_{5}$ and $C_{6}$ are equal. The value of the output voltage is equal to the sum of the voltages of capacitors, $C_{5}$, $C_{6}$, and $C_{0}$ which is also shown in Figure 12. The output voltage is 409 V , indicating that the experimental voltage gain of the proposed converter is 20.45 . The voltage waveform of the capacitors demonstrates that, despite the use of low-capacity capacitors in this converter, the voltage ripples of the capaci-


FIGURE 10 Diodes voltage waveforms ( $V_{D 5}, V_{D 6}$, and $\left.V_{D o}\right)$.


FIGURE 11 Capacitors voltage waveforms $\left(V_{C 1}, V_{C 2}, V_{C 3}\right.$, and $\left.V_{C 4}\right)$.


FIGURE 12 Voltages waveforms $\left(V_{o}, V_{C o}, V_{C 5}\right.$, and $\left.V_{C 6}\right)$.
tors are measured at low values. Furthermore, because of the minimal input current ripple and ultra-high voltage gain, the proposed design could be an appropriate solution for integrating renewable energies like PV panels with a high-voltage DC connection. The measured efficiency of the presented topology is shown in Figure 13. This curve shows the variation of efficiency versus output power. The power range is set from 50 W to rated power ( 200 W ). The efficiency at rated power is measured $93.38 \%$. The highest efficiency is $94.65 \%$. For $P_{o}=50$ to 200 W , the efficiency is higher than $93 \%$.


FIGURE 13 Efficiency versus output power.

## 8 | CONCLUSION

A topology of interleaved high step-up topology with an ultrahigh voltage gain is presented in this article for applications involving renewable energies systems. The input current has a low ripple due to the interleaved design, making it suitable for PV sources. To enhance the output voltage, VMC and coupled inductor techniques are used. In the proposed topology, two coupled inductors with three windings are employed. Secondary and tertiary windings are paired with VMC. This combination reduces the maximum voltage stress across power switches. As a consequence, low-rated and low-cost power switches can be used to set up the presented topology. To show the effectiveness of the designed topology, operating modes and steady-state analyses are provided, as well as comparisons with other similar interleaved topologies. Finally, a 200-W prototype with $f_{s}=25 \mathrm{kHz}$, voltage conversion of 20 to 409 V , and $93.38 \%$ efficiency at rate power is built for the purpose of validating mathematical computations, and experimental findings are provided. The maximum efficiency is obtained $94.52 \%$ at $P_{o}=120 \mathrm{~W}$.

## AUTHOR CONTRIBUTIONS

Seyed Majid Hashemzadeh: Conceptualization; data curation; formal analysis; software; writing-original draft; writing—review \& editing. Hadi Aghaei: Conceptualization; data curation; resources; software; validation; visualization; writing-original draft; writing-review \& editing. Vafa Marzang: Formal analysis; writing-original draft; writing-review \& editing. Atif Iqbal: Project administration; supervision; validation; writing-original draft; writingreview \& editing. Ebrahim Babaei: Supervision; validation; writing—review \& editing. Seyed Hossein Hosseini: Project administration; supervision; writing-review \& editing. Shirazul Islam: Data curation; formal analysis; writing-review \& editing.

## ACKNOWLEDGEMENTS

This work is based upon research funded by Iran Iran National Science Foundation (INSF) under project No. 4003508.

## CONFLICT OF INTEREST STATEMENT

The authors declare no conflict of interest.

## DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## ORCID

Seyed Majid Hashemzadeb (D) https:/ /orcid.org/0000-0002-47798713
Mohammed A. Al-Hitmi (D) https:/ /orcid.org/0000-0002-53441294
AtifIqbal (D) https:/ / orcid.org/0000-0002-6932-4367
Ebrahim Babaei (D) https:/ / orcid.org/0000-0003-1460-5177

## REFERENCES

1. Paknezhad, M., Farzanehfard, H., Adib, E.: Integrated soft switching cell and clamp circuit for interleaved high step-up converters. IET Power Electron. 12(3), 430-437 (2019)
2. Tewari, N., Paul, N., Jayaraman, M., Prabhakar, M.: Reconfigurable high step-up DC to DC converter for microgrid applications. IET Power Electron. (2023) https://doi.org/10.1049/pel2.12557
3. Algamluoli, A.F., Wu, X.: A new single-cell hybrid inductor-capacitor DCDC converter for ultra-high voltage gain in renewable energy applications. Electronics 12(14), 3101 (2023)
4. Maalandish, M., Hosseini, S.H., Ghasemzadeh, S., Babaei, E., Alishah, R.S., Jalilzadeh, T.: Six-phase interleaved boost dc/dc converter with highvoltage gain and reduced voltage stress. IET Power Electron. 10(14), 1904-1914 (2017)
5. Marzang, V., Babaei, E., Mehrjerdi, H., Iqbal, A., Islam, S.: A high stepup DC-DC converter based on ASL and VMC for renewable energy applications. Energy Rep. 8, 12699-12711 (2022)
6. He, L., Xu, X., Chen, J., et al.: A plug-play active resonant soft-switching for current-auto-balance interleaved high step-up DC/DC converter. IEEE Trans. Power Electron. 34(8), 7603-7616 (2019)
7. Nouri, T., Shaneh, M., Ghorbani, A.: Interleaved high step-up ZVS DC-DC converter with coupled inductor and built-in transformer for renewable energy systems applications. IET Power Electron. 13(16), 3537-3548 (2020)
8. Li, W., Li, W., Xiang, X., Hu, Y., He, X.: High step-up interleaved converter with built-in transformer voltage multiplier cells for sustainable energy applications. IEEE Trans. Power Electron. 29(6), 2829-2836 (2013)
9. Nouri, T., Hosseini, S.H., Babaei, E., Ebrahimi, J.: Interleaved high stepup DC-DC converter based on three-winding high-frequency coupled inductor and voltage multiplier cell. IET Power Electron. 8(2), 175-189 (2014)
10. Malick, I.H., Zaid, M., Ahmad, J., Varesi, K., Lin, C.H.: Implementation and reliability analysis of a new non-isolated quadratic buck-boost converter using improved Markov modelling. IET Renew. Power Gener. 17, 2733-2749 (2023). https://doi.org/10.1049/rpg2.12787
11. Hashemzadeh, S.M., Babaei, E., Hosseini, S.H., Sabahi, M.: Design and analysis of a new coupled inductor-based interleaved high step-up DCDC converter for renewable energy applications. Int. Trans. Electr. Energy Syst. 2022, 1 (2022)
12. Nouri, T., Shaneh, M.: New interleaved high step-up converter based on a voltage multiplier cell mixed with magnetic devices. IET Power Electron. 13(17), 4089-4097 (2020)
13. Nouri, T., Vosoughi, N., Hosseini, S.H., Babaei, E., Sabahi, M.: An interleaved high step-up converter with coupled inductor and built-in transformer voltage multiplier cell techniques. IEEE Trans. Ind. Electron. 66(3), 1894-1905 (2018)
14. Pourjafar, S., Shayeghi, H., Hashemzadeh, S.M., Sedaghati, F., Maalandish, M.: A non-isolated high step-up DC-DC converter using magnetic coupling and voltage multiplier circuit. IET Power Electron. 14(9), 1637-1655 (2021)
15. Shayeghi, H., Pourjafar, S., Hashemzadeh, S.M.: A switching capacitor based multi-port bidirectional DC-DC converter. IET Power Electron. 14(9), 1622-1636 (2021)
16. Azizkandi, M.E., Sedaghati, F., Shayeghi, H., Blaabjerg, F.: Two-and threewinding coupled-inductor-based high step-up DC-DC converters for sustainable energy applications. IET Power Electron. 13(1), 144-156 (2020)
17. Azizkandi, M.E., Sedaghati, F., Shayeghi, H., Blaabjerg, F.: A high voltage gain DC-DC converter based on three winding coupled inductor and voltage multiplier cell. IEEE Trans. Power Electron. 35(5), 4558-4567 (2019)
18. Hu, X., Wang, J., Li, L., Li, Y.: A three-winding coupled-inductor DC-DC converter topology with high voltage gain and reduced switch stress. IEEE Trans. Power Electron. 33(2), 1453-1462 (2017)
19. Shayeghi, H., Pourjafar, S., Hashemzadeh, S.M., Sedaghati, F.: Presenting of the magnetic coupling-based transformer-less high step-up DC-DC converter for renewable energy applications. Int. Trans. Electr. Energy Syst. 2022, 1-15 (2022)
20. Mohseni, P., Hosseini, S.H., Sabahi, M., Maalandish, M.: A multi-input-single-output high step-up DC-DC converter with low-voltage stress across semiconductors. Int. Trans. Electr. Energy Syst. 29(12), e12123 (2019)
21. Hashemzadeh, S.M., Marzang, V., Pourjafar, S., Hosseini, S.H.: An ultra high step-up dual-input single-output DC-DC converter based on coupled inductor. IEEE Trans. Ind. Electron. 69(11), 11023-11034 (2021)
22. Alghaythi, M.L., O’Connell, R.M., Islam, N.E., Khan, M.M.S., Guerrero, J.M.: A high step-up interleaved DC-DC converter with voltage multiplier and coupled inductors for renewable energy systems. IEEE Access 8, 123165-123174 (2020)
23. Yao, T., Kou, J., Wang, W., Yang, F., Liu, G., Wang, M.: Zero Input current ripple DC-DC converter with high step-up and soft-switching characteristics. IEEE Trans. Ind. Appl. 1-8 (2023). https://doi.org/10.1109/TIA. 2023.3293491
24. Parizi, M.K., Emamjomeh, S.S., Khorasani, R.R., Behzadnezhad, M.A., Adib, E., Kavehvash, Z.: Design and implementation of an interleaved high efficiency and high voltage gain converter with minimum switch count for renewable energy integration. IEEE Trans. Ind. Electron. 1-8 (2023). https://doi.org/10.1109/TIE.2023.3290238
25. Zhu, X., Jiang, L., Jin, K., Zhang, B.: Multicell nonisolated resonant modular multilevel dc-dc converter with self-voltage balancing and step-up conversion. International. J. Circuit Theory Appl. 51, 5431-5451 (2023). https://doi.org/10.1002/cta. 3692

## How to cite this article: Hashemzadeh, S.M.,

 Al-Hitmi, M.A., Aghaei, H., Marzang, V., Iqbal, A., Babaei, E., Hosseini, S.H., Islam, S.: An ultra-high voltage gain interleaved converter based on three-winding coupled inductor with reduced input current ripple for renewable energy applications. IET Renew. Power Gener. 18, 141-151 (2024). https://doi.org/10.1049/rpg2.12906
[^0]:    This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.
    (C) 2023 The Authors. IET Renewable Power Generation published by John Wiley \& Sons Ltd on behalf of The Institution of Engineering and Technology.

