عرض بسيط للتسجيلة

المؤلفSiddique, Marif Daula
المؤلفReddy, B. Prathap
المؤلفIqbal, Atif
المؤلفMekhilef, Saad
تاريخ الإتاحة2022-03-31T08:05:50Z
تاريخ النشر2020
اسم المنشورIET Power Electronics
المصدرScopus
المعرّفhttp://dx.doi.org/10.1049/iet-pel.2020.0359
معرّف المصادر الموحدhttp://hdl.handle.net/10576/29116
الملخصThis study proposes a new boost inverter based on a switched-capacitor concept with reduced switch count. The basic unit is a five-level topology, which inherently generates the AC output voltage with the self-voltage balancing of the capacitors. A conventional carrier-based sinusoidal modulation technique has been designed to maintain the capacitor voltage up to the input source voltage. The N-level structure of the proposed basic unit is also presented, which has the additional advantage of higher voltage gain with a single input. A detailed comparison with other similar topologies has been carried out. A laboratory prototype has been used to test the workability of the proposed basic unit and its extension for seven-level through several results.
راعي المشروعThis publication was made possible by Qatar University-Marubeni Concept to Prototype Development Research grant # [M-CTP-CENG-2020-2] from the Qatar University. The statements made herein are solely the responsibility of the authors.
اللغةen
الناشرInstitution of Engineering and Technology
الموضوعGain measurement
Topology
Boost inverters
Capacitor voltages
Level structure
Output voltages
Reduced switch
Sinusoidal modulation
Switched capacitor
Voltage balancing
Electric inverters
العنوانReduced switch count-based N-level boost inverter topology for higher voltage gain
النوعArticle
الصفحات3505-3509
رقم العدد15
رقم المجلد13
dc.accessType Open Access


الملفات في هذه التسجيلة

Thumbnail

هذه التسجيلة تظهر في المجموعات التالية

عرض بسيط للتسجيلة