An improved SVPWM method for multilevel inverters
| Author | Trabelsi, M. |
| Author | Ben-Brahim, L. |
| Author | Yokoyama, T. |
| Author | Kawamura, A. |
| Author | Kurosawa, R. |
| Author | Yoshino, T. |
| Available date | 2022-11-24T05:38:48Z |
| Publication Date | 2012 |
| Publication Name | 15th International Power Electronics and Motion Control Conference and Exposition, EPE-PEMC 2012 ECCE Europe |
| Identifier | http://dx.doi.org/10.1109/EPEPEMC.2012.6397476 |
| Citation | Trabelsi, M., Ben-Brahim, L., Yokoyama, T., Kawamura, A., Kurosawa, R., & Yoshino, T. (2012, September). An improved SVPWM method for multilevel inverters. In 2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC) (pp. LS5c-1). IEEE. |
| ISBN | 978-1-4673-1972-0 |
| Abstract | This paper proposes a new general Space Vector PWM (SVPWM) method for Multi-Level Inverters (MLI) based on a generalization of dwell-times calculation. The presented scheme is developed for Cascaded H-Bridge (CHB) inverter. In the proposed strategy, the sectors are defined by two parameters serving for the easy calculation of dwell-times. A very simple mapping is used to achieve the SVPWM for any n-level inverter. In addition a dead-band hysteresis is introduced in the SVPWM algorithm to avoid the output voltage level jumping. The simulation results show the effectiveness of the proposed method. © 2012 IEEE. |
| Language | en |
| Publisher | IEEE |
| Subject | General dwell-times Multilevel Inverters Space Vector PWM Voltage Level Jump Compensation |
| Type | Conference Paper |
| Pagination | LS5c-1 |
Files in this item
| Files | Size | Format | View |
|---|---|---|---|
|
There are no files associated with this item. |
|||
This item appears in the following Collection(s)
-
Electrical Engineering [2649 items ]