Experimental validation of nine-level switched-capacitor inverter topology with high voltage gain
Author | Mohamed Ali, Jagabar Sathik |
Author | Siddique, Marif Daula |
Author | Mekhilef, Saad |
Author | Yang, Yongheng |
Author | Siwakoti, Yam |
Author | Blaabjerg, Frede |
Available date | 2023-12-07T07:32:04Z |
Publication Date | 2021 |
Publication Name | International Journal of Circuit Theory and Applications |
Resource | Scopus |
ISSN | 989886 |
Abstract | This paper proposes a new switched-capacitor nine-level (9L) inverter with reduced switch count. In the proposed topology, floating capacitor (FC) is employed as a voltage booster, and it does not need any additional sensors to maintain the voltage across the FC. Due to additional FC, the number of dc sources and voltage stress on switches is reduced. Moreover, the proposed topology can be cascaded to achieve more voltage levels. Various parameters are considered in the comparison of the proposed topology with other recent switched-capacitor topologies. Simulation and experimental results demonstrate the performance with different load and modulation index variations. |
Sponsor | The authors would like to thank the Ministry of Higher Education, Malaysia under the Long Term Research Grant Scheme (LRGS): LRGS/1/2019/UKM/01/6/3. |
Language | en |
Publisher | John Wiley and Sons Ltd |
Subject | boost inverter topology multilevel inverter nine levels reduced switch count switched-capacitor unit |
Type | Article |
Pagination | 2479-2493 |
Issue Number | 8 |
Volume Number | 49 |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |
This item appears in the following Collection(s)
-
Electrical Engineering [2649 items ]