Show simple item record

AuthorAl Mohannadi, A. L.
Available date2009-11-25T13:03:32Z
Publication Date1990
Publication NameEngineering Journal of Qatar University
CitationEngineering Journal of Qatar University, 1990, Vol. 3, Pages 315-331.
URIhttp://hdl.handle.net/10576/7840
AbstractThe physical design of electronic circuits consists of transforming a design specification into a representation to be used in the manufacture of the physical circuits. At Very Large Scale Integration (VLSI) level it becomes diffcult to position or place all circuit elements on the layout surface and to interconnect them together in a one step process. Hierarchical approaches make the placement problem simpler and more easily solved. By partitioning the placement problem into several subproblems, the solution of each subproblem can be obtained and verified in short time. The technique presented supports a design hierarchy whilst maintaining -knpwiedge of global relations between the various components in the floor plan. The paper introduces a new technique where virtual VO pins are placed on the periphery of each hierarchical block to represent the inter-block wiring. The technique allows for variable sized blocks so that the area requirement for any block is allowed to be adjusted during the floor plan optimisation process. It offers all of the benefit of a hierarchical approach whilst maintaining a global view of the wiring and geometrical requirements without the need to smash the hierarchy. A detailed derivation of the technique is given and its performance is demostrated through an example.
Languageen
PublisherQatar University
SubjectElectronics
TitleHierarchical Floor Plan For Vlsi Integrated Circuits Based On Analytical Techniques
TypeArticle
Pagination315-331
Volume Number3


Files in this item

Icon

This item appears in the following Collection(s)

Show simple item record