Show simple item record

AuthorMeraj M.
AuthorRahman S.
AuthorIqbal A.
AuthorTariq M.
AuthorLodi K.A.
AuthorBen-Brahim L.
Available date2020-04-01T09:45:57Z
Publication Date2019
Publication NameIEEE Transactions on Industry Applications
ResourceScopus
ISSN939994
URIhttp://dx.doi.org/10.1109/TIA.2019.2941171
URIhttp://hdl.handle.net/10576/13726
AbstractRequirement of large number of levels with lower number of switching devices has made asymmetrical converters more popular than the symmetrical ones. Asymmetrical cascaded multilevel inverters (ACMLI) can achieve high efficiency by combining switching devices with different voltage ratings and technologies. The proposed ACMLI cascades two or more units of packed U-Cell (PUC) inverters using two or more isolated dc link supplies. In this article, one of the PUC unit is controlled using high switching frequency while the other PUCs are operated in a step mode at low switching frequencies, thus operating them in a variable frequency control mode. The cascading of two 7-level PUC inverters with dc link voltage ratio of 1:7 can produce an output voltage with 49 (7x7) levels. The multilevel output voltage waveform is nearly sinusoidal with very low THD content, and the low switching frequency operation leads to lower power dissipation and greater system efficiency. However, each PUC module requires two dc voltage sources. To address this concern, in this article, each PUC module consists of one dc voltage source and one dc bus capacitor. With the cascaded PUC topology and proposed control algorithm, load current and dc bus capacitor voltage control is achieved simultaneously. The proposed converter and its control technique lead to the breaking of the design tradeoff rule between switching frequency (efficiency) and filter size. This is very useful in various applications such as uninterruptible power supplies and grid-tie inverters. The converter and its control technique are simulated using MATLAB/Simulink software and simulation results for both open loop and closed loop are discussed. Hardware results are obtained by developing a 1-kW experimental prototype. Simulation and experimental results confirm the usefulness and effectiveness of the proposed topology and its control technique. - 1972-2012 IEEE.
SponsorManuscript received January 24, 2019; revised June 20, 2019; accepted August 11, 2019. Date of publication September 11, 2019; date of current version November 7, 2019. Paper 2018-HPC-1401.R1, approved for publication in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS by the High Performance Power Electronic Converters: Topologies, Control, and Devices Committee of the IEEE Industry Applications Society. This work was supported by NPRP-EP Grant # [X-033-2-007] from the Qatar National Research Fund (a member of Qatar Foundation). (Corresponding author: Mohd Tariq.) M. Meraj, S. Rahman, A. Iqbal, and L. Ben-Brahim are with the Department of Electrical Engineering, Qatar University, Doha 2713, Qatar (e-mail: meraj@qu.edu.qa; syed.rahman@qu.edu.qa; atif.iqbal@qu.edu.qa; brahim@ qu.edu.qa).
Languageen
PublisherInstitute of Electrical and Electronics Engineers Inc.
SubjectAsymmetric cascaded multilevel inverters (ACMLI)
low switching frequency
packed U-Cell (PUC) inverters
total harmonic distortion
variable frequency control
TitleA New Variable Frequency Control of 49-Level Cascaded Packed U-Cell Voltage Source Inverter
TypeArticle
Pagination7537-7548
Issue Number6
Volume Number55


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record