Show simple item record

Authorbin Arif, M. Saad
AuthorAyob, Shahrine Md.
AuthorIqbal, Atif
AuthorWilliamson, Sheldon
AuthorSalam, Zainal
Available date2020-10-12T09:21:47Z
Publication Date2017
Publication NameProceedings of the IEEE International Conference on Industrial Technology
ResourceScopus
URIhttp://dx.doi.org/10.1109/ICIT.2017.7915591
URIhttp://hdl.handle.net/10576/16393
AbstractThis paper presents a new asymmetrical single-phase multilevel inverter topology capable of producing nine-level output voltage with reduce device counts. In order to obtain the desired output voltage, dc sources are connected in all the combination of addition and subtraction through different switches. Proposed topology results in reduction of dc source, switch counts, losses, cost and size of the inverter. Comparison between the existing topologies shows that the proposed topology yields less component counts. Proposed topology is modeled and simulated using Matlab-Simulink software in order to verify the performance and feasibility of the circuit. A low frequency switching strategy is also proposed in this work. The results show that the proposed topology is capable to produce a nine-level output voltage with less number of component counts and acceptable harmonic distortion content.
Languageen
PublisherInstitute of Electrical and Electronics Engineers Inc.
SubjectAsymmetrical
Low-frequency switching
Multilevel inverter
Total Harmonic Distortion (THD)
TitleNine-level asymmetrical single phase multilevel inverter topology with low switching frequency and reduce device counts
TypeConference Paper
Pagination1516-1521
dc.accessType Abstract Only


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record