Standard definition ANPR system on FPGA and an approach to extend it to HD
Author | Zhai, Xiaojun |
Author | Bensaali, Faycal |
Available date | 2022-12-29T07:34:46Z |
Publication Date | 2013 |
Publication Name | 2013 7th IEEE GCC Conference and Exhibition, GCC 2013 |
Resource | Scopus |
Abstract | Automatic Number Plate Recognition (ANPR) system becomes an important research topic in Intelligent Transportation systems (ITS). More recently, high-definition (HD) cameras are used for providing better performance in ANPR system. However, most known approaches for standard definition (SD) number plate localisation (NPL) are not suitable for real-time HD image processing as the real-time requirement cannot be met due to the computationally intensive cost of localising the number plate. In this paper, a solution to link previously designed architectures for NPL, character segmentation and character recognition in a SD ANPR system is first described. The system is to be implemented on a single stand-alone FPGA-based processing unit. An approach to extend the SD ANPR system to HD ANPR system without significantly increasing the computational cost is then introduced. 2013 IEEE. |
Language | en |
Subject | ANPR FPGA High Dfinition Number Plate Localisation |
Type | Conference Paper |
Pagination | 214-219 |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |
This item appears in the following Collection(s)
-
Electrical Engineering [2649 items ]