Show simple item record

AuthorZhai, Xiaojun
AuthorBensaali, Faycal
AuthorMcDonald-Maier, Klaus
Available date2022-12-29T07:34:46Z
Publication Date2013
Publication NameProceedings of the IEEE International Conference on Electronics, Circuits, and Systems
AbstractAutomatic Number Plate Recognition (ANPR) systems have become one of the most important components in the current Intelligent Transportation Systems (ITS). In this paper, a FPGA implementation of a complete ANPR system which consists of Number Plate Localisation (NPL), Character Segmentation (CS), and Optical Character Recognition (OCR) is presented. The Mentor Graphics RC240 FPGA development board was used for the implementation, where only 80% of the available on-chip slices of a Virtex-4 LX60 FPGA have been used. The whole system runs with a maximum frequency of 57.6 MHz and is capable of processing one image in 11ms with a successful recognition rate of 93%. 2013 IEEE.
PublisherInstitute of Electrical and Electronics Engineers Inc.
SubjectIntelligent systems
Optical character recognition
Automatic number plate recognition
Automatic Number Plate Recognition systems
Character segmentation
FPGA implementations
Intelligent transportation systems
Maximum frequency
Mentor Graphics
Optical character recognition (OCR)
Automatic vehicle identification
TitleAutomatic number plate recognition on FPGA
TypeConference Paper

Files in this item


There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record