• English
    • العربية
  • العربية
  • Login
  • QU
  • QU Library
  •  Home
  • Communities & Collections
  • Help
    • Item Submission
    • Publisher policies
    • User guides
    • FAQs
  • About QSpace
    • Vision & Mission
View Item 
  •   Qatar University Digital Hub
  • Qatar University Institutional Repository
  • Academic
  • Faculty Contributions
  • College of Engineering
  • Electrical Engineering
  • View Item
  • Qatar University Digital Hub
  • Qatar University Institutional Repository
  • Academic
  • Faculty Contributions
  • College of Engineering
  • Electrical Engineering
  • View Item
  •      
  •  
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Novel voltage balancing algorithm for single-phase cascaded multilevel inverter for post-module failure operation in solar photovoltaic applications

    Thumbnail
    Date
    2019
    Author
    Rahman S.
    Meraj M.
    Iqbal A.
    Ben-Brahim L.
    Metadata
    Show full item record
    Abstract
    Four cascaded quasi-impedance source inverter (qZSI) modules are required for achieving nine-level output voltage waveform. In case of one module failure, number of levels in output voltage are reduced to seven. This leads to decrease in the output voltage magnitude and increased THD (higher than conventional seven-level qZSI). This is due to the dominance of unwanted harmonic component introduced in the harmonic spectrum. To restore voltage magnitude and optimize THD performance, novel voltage balancing algorithm is proposed. To validate the control algorithm for off-grid and grid connected system, simulation results of the multilevel qZSI are discussed in two categories: (i) DC voltage source powered multilevel qZSI for RL load subjected to module failure and (ii) solar powered multilevel qZSI connected to utility grid subjected to module failure and variable solar irradiation. Pre-fault and post-fault performance of the system with the proposed control algorithm is discussed for both categories, which validates the effectiveness of the algorithm. Hardware results for proof-of-concept are discussed for DC voltage source fed cascaded qZSI connected to RL load during pre-fault and post-fault conditions. FPGA Virtex-5 is used for hardware implementation of the control algorithm. The results validate the improvement in output voltage both quantitatively and qualitatively.
    DOI/handle
    http://dx.doi.org/10.1049/iet-rpg.2018.5483
    http://hdl.handle.net/10576/14426
    Collections
    • Electrical Engineering [‎2821‎ items ]

    entitlement


    Qatar University Digital Hub is a digital collection operated and maintained by the Qatar University Library and supported by the ITS department

    Contact Us | Send Feedback
    Contact Us | Send Feedback | QU

     

     

    Home

    Submit your QU affiliated work

    Browse

    All of Digital Hub
      Communities & Collections Publication Date Author Title Subject Type Language Publisher
    This Collection
      Publication Date Author Title Subject Type Language Publisher

    My Account

    Login

    Statistics

    View Usage Statistics

    About QSpace

    Vision & Mission

    Help

    Item Submission Publisher policiesUser guides FAQs

    Qatar University Digital Hub is a digital collection operated and maintained by the Qatar University Library and supported by the ITS department

    Contact Us | Send Feedback
    Contact Us | Send Feedback | QU

     

     

    Video