Show simple item record

AuthorZaid, Mohammad
AuthorKhan, Shahrukh
AuthorSiddique, Marif Daula
AuthorSarwar, Adil
AuthorAhmad, Javed
AuthorSarwer, Zeeshan
AuthorIqbal, Atif
Available date2022-03-06T05:21:55Z
Publication Date2021
Publication NameInternational Transactions on Electrical Energy Systems
ResourceScopus
ISSN2050-7038
URIhttp://dx.doi.org/10.1002/2050-7038.12877
URIhttp://hdl.handle.net/10576/27621
AbstractIn this paper, a modified and improved high gain dc-dc boost converter is proposed. The converter has utilized two voltage multiplier cells (VMCs) comprising switched capacitors (SC) and switched inductors (SL) to increase the voltage gain of the converter. The basic concept of these switched topologies is that when the switch is ON, the energy is stored by the inductor and the capacitor transfers its energy to load and inductor. In the OFF cycle, the inductor transfers its energy to the capacitor, and, simultaneously, capacitor is charged through input voltage also. As compared to other nonisolated topologies, the proposed converter has a high voltage gain and low voltage stress across semiconductor devices. The voltage stress on all capacitors except the output capacitor is less than the voltage across the load. A detailed analysis of the converter in continuous conduction (CCM) and discontinuous conduction modes (DCM) is shown. The proposed converter has a peak efficiency of 94.8%. For the efficiency calculation of the proposed topology, PLECS software is used. The experimental results agree with the theoretical analysis and validate the working and performance of the proposed converter.
Languageen
PublisherJohn Wiley and Sons Ltd
Subjectefficiency
high gain
voltage multiplier cell (VMC)
voltage stress
TitleA transformerless high gain dc-dc boost converter with reduced voltage stress
TypeArticle
Issue Number5
Volume Number31


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record