• English
    • العربية
  • العربية
  • Login
  • QU
  • QU Library
  •  Home
  • Communities & Collections
  • Help
    • Item Submission
    • Publisher policies
    • User guides
    • FAQs
  • About QSpace
    • Vision & Mission
View Item 
  •   Qatar University Digital Hub
  • Qatar University Institutional Repository
  • Academic
  • Faculty Contributions
  • College of Engineering
  • Electrical Engineering
  • View Item
  • Qatar University Digital Hub
  • Qatar University Institutional Repository
  • Academic
  • Faculty Contributions
  • College of Engineering
  • Electrical Engineering
  • View Item
  •      
  •  
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Harmonics minimization in 3-level inverter waveform and its FPGA realization

    Thumbnail
    Date
    2018
    Author
    Ahmad S.
    Ganie Z.A.
    Ashraf I.
    Iqbal A.
    Metadata
    Show full item record
    Abstract
    The multilevel inverter (MLI) is more preferred for medium voltage high power application as it produces better quality voltage waveforms (stepped in nature) with reduced harmonic distortion (less THD), operates at less switching frequency and impress low voltage and current stress on the switching devices. A low switching frequency modulation techniques known as selective harmonics elimination (SHE) PWM based on pre-computed switching patterns further improves the operation. In this paper a level waveform with low switching frequency Pulse width modulation (PWM) has been proposed. The output waveform is in compliance with the specific grid codes with minimum filter requirement. A modified Newton Raphson (NR) technique is proposed in this paper to compute all the possible solutions of the highly non linear and transcendental equations in whole range of modulation (operation). The mathematical equations of harmonics minimization is derived while considering elimination of non-triplen lower order harmonics from the output waveform. A case study for nine switching angles in a quarter periods is carried out to evaluate all the possible switching instants. An FPGA based hardware realization is also made to practically validate the computed switching angles.
    DOI/handle
    http://dx.doi.org/10.1109/CIPECH.2018.8724136
    http://hdl.handle.net/10576/12966
    Collections
    • Electrical Engineering [‎2823‎ items ]

    entitlement


    Qatar University Digital Hub is a digital collection operated and maintained by the Qatar University Library and supported by the ITS department

    Contact Us | Send Feedback
    Contact Us | Send Feedback | QU

     

     

    Home

    Submit your QU affiliated work

    Browse

    All of Digital Hub
      Communities & Collections Publication Date Author Title Subject Type Language Publisher
    This Collection
      Publication Date Author Title Subject Type Language Publisher

    My Account

    Login

    Statistics

    View Usage Statistics

    About QSpace

    Vision & Mission

    Help

    Item Submission Publisher policiesUser guides FAQs

    Qatar University Digital Hub is a digital collection operated and maintained by the Qatar University Library and supported by the ITS department

    Contact Us | Send Feedback
    Contact Us | Send Feedback | QU

     

     

    Video